

AMC3336-Q1 High-Precision, ± 1 -V Input, Reinforced Isolated Delta-Sigma Modulator With Integrated DC/DC Converter

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: -40°C to $+125^{\circ}\text{C}$, T_A
- 3.3-V or 5-V single supply with integrated DC/DC converter
- ± 1 -V input voltage range optimized for voltage measurements
- Input resistance: 1 G Ω (typ)
- Low DC errors:
 - Offset error: ± 0.3 mV (max)
 - Offset drift: ± 4 $\mu\text{V}/^{\circ}\text{C}$ (max)
 - Gain error: $\pm 0.2\%$ (max)
 - Gain drift: ± 40 ppm/ $^{\circ}\text{C}$ (max)
- High CMTI: 90 kV/ μs (min)
- System-level diagnostic features
- Low EMI: meets CISPR-11 and CISPR-25 standards
- Safety-related certifications:
 - 6000-V_{PEAK} reinforced isolation per DIN VDE V 0884-11
 - 4250-V_{RMS} isolation for 1 minute per UL1577

2 Applications

- Isolated voltage sensing in:
 - [HEV/EV onboard chargers \(OBC\)](#)
 - [HEV/EV DC/DC converters](#)
 - [HEV/EV traction inverters](#)

3 Description

The AMC3336-Q1 is a precision, isolated delta-sigma ($\Delta\Sigma$) modulator, optimized for high-impedance AC voltage measurements. The fully integrated, isolated DC/DC converter allows single-supply operation from the low-side of the device, which makes the device a unique solution for space-constrained applications. The reinforced capacitive isolation barrier is certified according to VDE V 0884-11 and UL1577 and supports a working voltage of up to 1.2 kV_{RMS}.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels and protects the low-voltage side from hazardous voltages and damage.


The input of the AMC3336-Q1 is optimized for direct connection to a resistor network or other, high-impedance voltage-signal source. The excellent DC accuracy and low temperature drift support accurate voltage measurements over the extended industrial temperature range from -40°C to $+125^{\circ}\text{C}$.

By using a digital filter (such as a sinc³ filter) to decimate the bitstream, the device can achieve 16 bits of resolution with a dynamic range of 85 dB at a data rate of 78 kSPS.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC3336-Q1	SOIC (16)	10.30 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Typical Application



Table of Contents

1 Features	1	7.1 Overview.....	19
2 Applications	1	7.2 Functional Block Diagram.....	19
3 Description	1	7.3 Feature Description.....	20
4 Revision History	2	7.4 Device Functional Modes.....	24
5 Pin Configuration and Functions	3	8 Application and Implementation	25
6 Specifications	4	8.1 Application Information.....	25
6.1 Absolute Maximum Ratings	4	8.2 Typical Application.....	26
6.2 ESD Ratings	4	9 Power Supply Recommendations	30
6.3 Recommended Operating Conditions	4	10 Layout	32
6.4 Thermal Information	5	10.1 Layout Guidelines.....	32
6.5 Power Ratings	5	10.2 Layout Example.....	32
6.6 Insulation Specifications	6	11 Device and Documentation Support	33
6.7 Safety-Related Certifications	7	11.1 Device Support.....	33
6.8 Safety Limiting Values	7	11.2 Documentation Support.....	33
6.9 Electrical Characteristics	8	11.3 Receiving Notification of Documentation Updates..	33
6.10 Switching Characteristics	10	11.4 Support Resources.....	33
6.11 Timing Diagrams.....	10	11.5 Trademarks.....	33
6.12 Insulation Characteristics Curves.....	11	11.6 Electrostatic Discharge Caution.....	33
6.13 Typical Characteristics.....	12	11.7 Glossary.....	33
7 Detailed Description	19		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2021	*	Initial Release

5 Pin Configuration and Functions




Figure 5-1. DWE Package, 16-Pin SOIC, Top View

Table 5-1. Pin Functions

PIN NO.	NAME	TYPE	DESCRIPTION
1	DCDC_OUT	Power	High-side output of the DC/DC converter; connect this pin to the HLDO_IN pin. ⁽¹⁾
2	DCDC_HGND	High-side power ground	High-side ground reference for the DC/DC converter; connect this pin to the HGND pin.
3	HLDO_IN	Power	Input of the high-side LDO; connect this pin to the DCDC_OUT pin. ⁽¹⁾
4	NC	—	No internal connection. Connect this pin to the high-side ground or leave unconnected (floating).
5	HLDO_OUT	Power	Output of the high-side LDO. ⁽¹⁾
6	INP	Analog input	Noninverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. ⁽²⁾
7	INN	Analog input	Inverting analog input. Either INP or INN must have a DC current path to HGND to define the common-mode input voltage. ⁽²⁾
8	HGND	High-side signal ground	High-side analog signal ground; connect this pin to the DCDC_HGND pin.
9	GND	Low-side signal ground	Low-side analog signal ground; connect this pin to the DCDC_GND pin.
10	DOUT	Digital output	Modulator data output.
11	CLKIN	Digital input	Modulator clock input with internal pull-down resistor (typical value: 1.5 MΩ).
12	VDD	Low-side power	Low-side power supply. ⁽¹⁾
13	LDO_OUT	Power	Output of the low-side LDO; connect this pin to the DCDC_IN pin. The output of the LDO must not be loaded by external circuitry. ⁽¹⁾
14	DIAG	Digital output	Active-low, open-drain status indicator output; connect this pin to the pullup supply (for example, VDD) using a resistor or leave this pin floating if not used.
15	DCDC_GND	Low-side power ground	Low-side ground reference for the DC/DC converter; connect this pin to the GND pin.
16	DCDC_IN	Power	Low-side input of the DC/DC converter; connect this pin to the LDO_OUT pin. ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

(2) See the [Layout](#) section for details.

6 Specifications

6.1 Absolute Maximum Ratings

see ⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	−0.3	6.5	V
Analog input voltage	INP, INN	HGND − 6	HLDO_OUT + 0.5	V
Digital input voltage	CLKIN	GND − 0.5	VDD + 0.5	V
Digital output voltage	DOOUT	GND − 0.5	VDD + 0.5	V
	DIAG	GND − 0.5	6.5	
Input current	Continuous, any pin except power-supply pins	−10	10	mA
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	−65	150	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under [Recommended Operating Conditions](#). If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification Level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification Level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
VDD	Low-side power supply	VDD to GND	3	3.3	5.5	V
ANALOG INPUT						
V _{Clipping}	Differential input voltage before clipping output	V _{IN} = V _{INP} − V _{INN}	±1.25			V
V _{FSR}	Specified linear differential full-scale voltage	V _{IN} = V _{INP} − V _{INN}	−1		1	V
	Absolute common-mode input voltage ⁽¹⁾	(V _{INP} + V _{INN}) / 2 to HGND	−2		V _{HLDO_OUT}	V
V _{CM}	Operating common-mode input voltage	(V _{INP} + V _{INN}) / 2 to HGND	−0.8		0.6	V
DIGITAL I/O						
V _{IO}	Digital input / output voltage		0		VDD	V
f _{CLKIN}	Input clock frequency		9	20	21	MHz
	Input clock duty cycle	9 MHz ≤ f _{CLKIN} ≤ 21 MHz	40%	50%	60%	
TEMPERATURE RANGE						
T _A	Specified ambient temperature		−40		125	°C

- (1) Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the [Absolute Maximum Ratings](#) table.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		AMC3336-Q1	UNIT
		DWE (SOIC)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	73.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	31	°C/W
R _{θJB}	Junction-to-board thermal resistance	44	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	16.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	42.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation	VDD = 5.5 V	231	mW
		VDD = 3.6 V	151	

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance - capacitive signal isolation)	≥ 21	μm
		Minimum internal gap (internal clearance - transformer power isolation)	≥ 120	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-III	
		Rated mains voltage ≤ 1000 V _{RMS}	I-II	
DIN VDE V 0884-11 (VDE V 0884-11): 2017-01 ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage (bipolar)	1700	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test	1200	V _{RMS}
		At DC voltage	1700	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification test)	6000	V _{PK}
		V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	7200	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50-μs waveform, V _{TEST} = 1.6 × V _{IOSM} = 10000 V _{PK} (qualification)	6250	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroup 2 / 3, V _{ini} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1, at routine test (100% production) and preconditioning (type test), V _{ini} = V _{IOTM} , t _{ini} = 1 s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~4.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} = 4250 V _{RMS} or 6000 V _{DC} , t = 60 s (qualification), V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production test)	4250	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings must be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.

6.7 Safety-Related Certifications

VDE	UL
Certified according to DIN VDE V 0884-11 (VDE V 0884-11): 2017-01, DIN EN 60950-1 (VDE 0805 Teil 1): 2014-08, and DIN EN 60065 (VDE 0860): 2005-11	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate pending	Certificate pending

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	R _{θJA} = 73.5°C/W, VDD = 5.5 V, T _J = 150°C, T _A = 25°C			309	mA
		R _{θJA} = 73.5°C/W, VDD = 3.6 V, T _J = 150°C, T _A = 25°C			472	
P _S	Safety input, output, or total power	R _{θJA} = 73.5°C/W, T _J = 150°C, T _A = 25°C			1700	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where T_{J(max)} is the maximum junction temperature.

$P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum low-side voltage.

6.9 Electrical Characteristics

all minimum and maximum specifications are at $T_A = -40^\circ\text{C}$ to 125°C , $V_{DD} = 3.0\text{ V}$ to 5.5 V , $\text{INP} = -1\text{ V}$ to $+1\text{ V}$, $\text{INN} = 0\text{ V}$, and sinc³ filter with $\text{OSR} = 256$ (unless otherwise noted); typical values are at $T_A = 25^\circ\text{C}$, $\text{CLKIN} = 20\text{ MHz}$, $V_{DD} = 3.3\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R _{IN}	Single-ended input resistance	INN = HGND	0.06	1		GΩ
R _{IND}	Differential input resistance		0.06	1		GΩ
I _{IB}	Input bias current	INP = INN = HGND; I _{IB} = (I _{IBP} + I _{IBN}) / 2	−10		10	nA
I _{IO}	Input offset current ⁽¹⁾	I _{IO} = I _{IBP} − I _{IBN}	−5	±0.5	5	nA
C _{IN}	Single-ended input capacitance	INN = HGND; f _{IN} = 310 kHz, f _{CLKIN} = 20 MHz		2		pF
C _{IND}	Differential input capacitance	f _{IN} = 310 kHz, f _{CLKIN} = 20 MHz		2		pF
ACCURACY						
E _O	Offset error ⁽¹⁾	INP = INN = HGND, T _A = 25°C	−0.3	±0.04	0.3	mV
TCE _O	Offset error thermal drift ⁽⁴⁾		−4		4	μV/°C
E _G	Gain error	T _A = 25°C	−0.2%		0.2%	
TCE _G	Gain error thermal drift ⁽⁵⁾		−40		40	ppm/°C
DNL	Differential nonlinearity	Resolution: 16 bits	−0.99		0.99	LSB
INL	Integral nonlinearity	Differential measurement; Resolution: 16 bits	−4		4	LSB
		Single-ended measurement; Resolution: 16 bits	−6		6	
SNR	Signal-to-noise ratio	f _{IN} = 1 kHz	80	84		dB
SINAD	Signal-to-noise + distortion	f _{IN} = 1 kHz	77	84		dB
THD	Total harmonic distortion ⁽³⁾	V _{IN} = 2 V _{PP} , f _{IN} = 1 kHz		−93	−80	dB
SFDR	Spurious-free dynamic range	V _{IN} = 2 V _{PP} , f _{IN} = 1 kHz	79	96		dB
CMRR	Common-mode rejection ratio	INP = INN, f _{IN} = 0 Hz, V _{CM min} ≤ V _{CM} ≤ V _{CM max}		−104		dB
		INP = INN, f _{IN} = 10 kHz, −0.5 V ≤ V _{IN} ≤ 0.5 V		−89		
PSRR	Power-supply rejection ratio	VDD from 3.0 V to 5.5 V, at dc		−109		dB
		INP = INN = HGND, VDD from 3.0 V to 5.5 V, 10 kHz / 100 mV ripple		−104		
DIGITAL I/O						
I _{IN}	Input leakage current	GND ≤ V _{IN} ≤ VDD			7	μA
C _{IN}	Input capacitance			4		pF
V _{IH}	High-level input voltage		0.7 × VDD		VDD + 0.3	V
V _{IL}	Low-level input voltage		−0.3		0.3 × VDD	V
C _{LOAD}	Output load capacitance			15	30	pF
V _{OH}	High-level output voltage	I _{OH} = −20 μA	VDD − 0.1			V
		I _{OH} = −4 mA	VDD − 0.4			
V _{OL}	Low-level output voltage	I _{OL} = 20 μA			0.1	V
		I _{OL} = 4 mA			0.4	
CMTI	Common-mode transient immunity		90	150		kV/μs

6.9 Electrical Characteristics (continued)

all minimum and maximum specifications are at $T_A = -40^\circ\text{C}$ to 125°C , $V_{DD} = 3.0\text{ V}$ to 5.5 V , $\text{INP} = -1\text{ V}$ to $+1\text{ V}$, $\text{INN} = 0\text{ V}$, and sinc³ filter with $\text{OSR} = 256$ (unless otherwise noted); typical values are at $T_A = 25^\circ\text{C}$, $\text{CLKIN} = 20\text{ MHz}$, $V_{DD} = 3.3\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
IDD	Low-side supply current	no external load on HLDO		28.5	42.5	mA
		1 mA external load on HLDO		30.5	44.5	
VDD _{UV}	VDD analog undervoltage detection threshold	VDD rising			2.9	V
		VDD falling			2.8	
VDD _{POR}	VDD digital reset threshold	VDD rising			2.5	V
		VDD falling			2.4	
V _{DCDC_OUT}	DC/DC output voltage	DCDC_OUT to HGND	3.1	3.5	4.65	V
V _{DCDCUV}	DC/DC output undervoltage detection threshold voltage	V _{DCDC_OUT} falling	2.1	2.25		V
V _{HLDO_OUT}	High-side LDO output voltage	HLDO_OUT to HGND, up to 1 mA external load (2)	3	3.2	3.4	V
V _{HLDOUV}	High-side LDO output undervoltage detection threshold voltage	V _{HLDO_OUT} falling	2.4	2.6		V
I _H	High-side supply current for auxiliary circuitry	Load connected from HLDOout to HGND; non-switching; $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ (2)			1	mA
t _{START}	Device startup time	VDD step from 0 to 3.0 V to bitstream valid		0.6	1.1	ms

- (1) The typical value includes one standard deviation (*sigma*) at nominal operating condition.
- (2) High-side LDO supports full external load (I_H) only up to $T_A = 85^\circ\text{C}$. See the *Isolated DC/DC Converter* section for more details.
- (3) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation:

$$TCE_O = (Value_{MAX} - Value_{MIN}) / TempRange$$
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation:

$$TCE_G (ppm) = (Value_{MAX} - Value_{MIN}) / (Value_{(T=25^\circ\text{C})} \times TempRange) \times 10^6$$

6.10 Switching Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_H	DOUT hold time after rising edge of CLKIN	$C_{LOAD} = 15 \text{ pF}$; CLKIN 50% to DOUT 10% / 90%	3.5			ns
t_D	Rising edge of CLKIN to DOUT valid delay	$C_{LOAD} = 15 \text{ pF}$; CLKIN 50% to DOUT 10% / 90%			15	ns
t_r	DOUT rise time	10% to 90%, $3.0 \text{ V} \leq VDD \leq 3.6 \text{ V}$, $C_{LOAD} = 15 \text{ pF}$		2.5	6	ns
		10% to 90%, $4.5 \text{ V} \leq VDD \leq 5.5 \text{ V}$, $C_{LOAD} = 15 \text{ pF}$		3.2	6	
t_f	DOUT fall time	10% to 90%, $3.0 \text{ V} \leq VDD \leq 3.6 \text{ V}$, $C_{LOAD} = 15 \text{ pF}$		2.2	6	ns
		10% to 90%, $4.5 \text{ V} \leq VDD \leq 5.5 \text{ V}$, $C_{LOAD} = 15 \text{ pF}$		2.9	6	

6.11 Timing Diagrams




Figure 6-1. Digital Interface Timing




Figure 6-2. Device Startup Timing

6.12 Insulation Characteristics Curves




Figure 6-3. Thermal Derating Curve for Safety-Limiting Current per VDE





Figure 6-4. Thermal Derating Curve for Safety-Limiting Power per VDE



T_A up to 150°C, stress-voltage frequency = 60 Hz, isolation working voltage = 1200 V_{RMS}, operating lifetime = 76 years

Figure 6-5. Reinforced Isolation Capacitor Lifetime Projection

6.13 Typical Characteristics

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = AGND$, $f_{CLKIN} = 20\text{ MHz}$, sinc³ filter with OSR = 256, and 16-bit resolution (unless otherwise noted)




Figure 6-6. Input Bias Current vs Common-Mode Input Voltage




Figure 6-7. Input Bias Current vs Supply Voltage




Figure 6-8. Input Bias Current vs Temperature




Figure 6-9. Offset Error vs Clock Frequency




Figure 6-10. Offset Error vs Supply Voltage




Figure 6-11. Offset Error vs Temperature

6.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = AGND$, $f_{CLKIN} = 20\text{ MHz}$, sinc³ filter with OSR = 256, and 16-bit resolution (unless otherwise noted)




Figure 6-12. Gain Error vs Clock Frequency




Figure 6-13. Gain Error vs Supply Voltage




Figure 6-14. Gain Error vs Temperature




Figure 6-15. Integral Nonlinearity vs Input Voltage




Figure 6-16. Integral Nonlinearity vs Clock Frequency




Figure 6-17. Integral Nonlinearity vs Supply Voltage

6.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = AGND$, $f_{CLKIN} = 20\text{ MHz}$, sinc³ filter with OSR = 256, and 16-bit resolution (unless otherwise noted)




Figure 6-18. Integral Nonlinearity vs Temperature




Figure 6-19. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Input Signal Amplitude




Figure 6-20. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Input Signal Frequency




Figure 6-21. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Clock Frequency




Figure 6-22. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Supply Voltage




Figure 6-23. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Temperature

6.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = AGND$, $f_{CLKIN} = 20\text{ MHz}$, sinc³ filter with OSR = 256, and 16-bit resolution (unless otherwise noted)




Figure 6-24. Total Harmonic Distortion vs Input Signal Amplitude




Figure 6-25. Total Harmonic Distortion vs Input Signal Frequency




Figure 6-26. Total Harmonic Distortion vs Clock Frequency




Figure 6-27. Total Harmonic Distortion vs Supply Voltage




Figure 6-28. Total Harmonic Distortion vs Temperature




Figure 6-29. Spurious-Free Dynamic Range vs Input Signal Amplitude

6.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = AGND$, $f_{CLKIN} = 20\text{ MHz}$, sinc³ filter with OSR = 256, and 16-bit resolution (unless otherwise noted)




Figure 6-30. Spurious-Free Dynamic Range vs Input Signal Frequency




Figure 6-31. Spurious-Free Dynamic Range vs Clock Frequency




Figure 6-32. Spurious-Free Dynamic Range vs Supply Voltage






Figure 6-33. Spurious-Free Dynamic Range vs Temperature



sinc³, OSR = 1; Frequency bin-width equals 1 Hz

Figure 6-34. Noise Density With Both Inputs Shorted to HGND



sinc³, OSR = 256, $V_{IN} = 2\text{ V}_{PP}$

Figure 6-35. Frequency Spectrum With 1-kHz Input Signal

6.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = AGND$, $f_{CLKIN} = 20\text{ MHz}$, sinc³ filter with $OSR = 256$, and 16-bit resolution (unless otherwise noted)




Figure 6-36. Frequency Spectrum With 10-kHz Input Signal




Figure 6-37. Common-Mode Rejection Ratio vs Input Signal Frequency




Figure 6-38. Power-Supply Rejection Ratio vs Ripple Frequency




Figure 6-39. Supply Current vs Supply Voltage




Figure 6-40. Supply Current vs Clock Frequency




Figure 6-41. Supply Current vs Temperature

6.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = AGND$, $f_{CLKIN} = 20\text{ MHz}$, sinc³ filter with OSR = 256, and 16-bit resolution (unless otherwise noted)




Figure 6-42. High-Side LDO Output Voltage vs Supply Voltage




Figure 6-43. I_H Derating vs Ambient Temperature


7 Detailed Description

7.1 Overview

The AMC3336-Q1 is a fully differential, precision, isolated modulator with an integrated DC/DC converter that can supply the high-side of the device from a single 3.3-V or 5-V voltage supply on the low side. The input stage of the device drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier and separates the high-side from the low-side. The isolated data output DOUT of the modulator provides a stream of digital ones and zeros that is synchronous to the externally-provided clock source at the CLKIN pin. The time average of this serial bitstream output is proportional to the analog input voltage. The external clock input simplifies the synchronization of multiple measurement channels on the system level.

The signal path is isolated by a double capacitive silicon dioxide (SiO_2) insulation barrier, whereas power isolation uses an on-chip transformer separated by a thin-film polymer as the insulating material.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The high-impedance input stage of the AMC3336-Q1 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred over the isolation barrier, as described in the [Isolation Channel Signal Transmission](#) section. The high-impedance, and low bias-current input makes the AMC3336-Q1 suitable for isolated, high-voltage-sensing applications that typically employ high impedance resistor dividers.

For reduced offset and offset drift, the input buffer is chopper-stabilized with the chopping frequency set at $f_{CLKIN} / 32$. [Figure 7-1](#) shows the spur at 625 kHz that is generated by the chopping frequency for a modulator clock of 20 MHz.




Figure 7-1. Quantization Noise Shaping

There are two restrictions on the analog input signals (INP and INN). First, if the input voltage exceeds the input range specified in the [Absolute Maximum Ratings](#) table, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. Second, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range V_{FSR} and within the specified input common-mode voltage range V_{CM} as specified in the [Recommended Operating Conditions](#) table.

7.3.2 Modulator

Figure 7-2 conceptualizes the second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator implemented in the AMC3336-Q1. The analog input voltage V_{IN} and the output V_5 of the 1-bit digital-to-analog converter (DAC) are differentiated, providing an analog voltage V_1 at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in an output voltage V_3 that is differentiated with the input signal V_{IN} and the output of the first integrator V_2 . Depending on the polarity of the resulting voltage V_4 , the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing the associated analog output voltage V_5 , causing the integrators to progress in the opposite direction and forcing the value of the integrator output to track the average value of the input.




Figure 7-2. Block Diagram of a Second-Order Modulator

The modulator shifts the quantization noise to high frequencies, as depicted in Figure 7-1. Therefore, use a low-pass digital filter at the output of the device to increase the overall performance. This filter is also used to convert the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). TI's C2000™ and Sitara™ microcontroller families offer a suitable programmable, hardwired filter structure termed a *sigma-delta filter module* (SDFM) optimized for usage with the AMC3336-Q1. Alternatively, a field-programmable gate array (FPGA) or complex programmable logic device (CPLD) can be used to implement the filter.

7.3.3 Isolation Channel Signal Transmission

The AMC3336-Q1 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-3, to transmit the modulator output bitstream across the SiO₂-based isolation barrier. The transmit driver (TX) illustrated in the [Functional Block Diagram](#) transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC3336-Q1 is 480 MHz.

Figure 7-3 shows the concept of the on-off keying scheme.




Figure 7-3. OOK-Based Modulation Scheme

7.3.4 Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 1 V produces a stream of ones and zeros that are high 90% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 58982. A differential input of –1 V produces a stream of ones and zeros that are high 10% of the time and ideally results in code 6553 with 16-bit resolution. These input voltages are also the specified linear range of the AMC3336-Q1. If the input voltage value exceeds this range, the output of the modulator shows nonlinear behavior as the quantization noise increases. The output of the modulator clips with a stream of only zeros with an input less than or equal to –1.25 V or with a stream of only ones with an input greater than or equal to 1.25 V. In this case, however, the AMC3336-Q1 generates a single 1 (if the input is at negative full-scale) or 0 (if the input is at positive full-scale) every 128 clock cycles to indicate proper device function (see the [Output Behavior in Case of a Full-Scale Input](#) section for more details). [Figure 7-4](#) shows the input voltage versus the output modulator signal.




Figure 7-4. Analog Input vs Modulator Output

The density of ones in the output bitstream for any input voltage value can be calculated using [Equation 1](#) (with the exception of a full-scale input signal, as described in the [Output Behavior in Case of a Full-Scale Input](#) section):

$$\frac{V_{IN} + V_{Clipping}}{2 \times V_{Clipping}} \quad (1)$$

7.3.4.1 Output Behavior in Case of a Full-Scale Input

If a full-scale input signal is applied to the AMC3336-Q1 (that is, $|V_{IN}| \geq V_{Clipping}$), as shown in [Figure 7-5](#), the device generates a single one or zero every 128 bits at DOUT, depending on the actual polarity of the signal being sensed. In this way, detecting a valid full-scale input signal and differentiating it from a missing high-side supply is possible on the system level.




Figure 7-5. Full-Scale Output of the AMC3336-Q1

7.3.4.2 Output Behavior in Case of a High-Side Supply Failure

The AMC3336-Q1 provides a fail-safe output that ensures that the output DOUT of the device offers a constant bitstream of logic 0's in case the integrated DC/DC converter output voltage is below the undervoltage detection threshold. See the [Diagnostic Output](#) section for more information.

7.3.5 Isolated DC/DC Converter

The AMC3336-Q1 offers a fully integrated isolated DC/DC converter stage that includes the following components illustrated in the [Functional Block Diagram](#):

- Low-dropout regulator (LDO) on the low-side to stabilize the supply voltage VDD that drives the low-side of the DC/DC converter. This circuit does not output a constant voltage and is not intended for driving any external load.
- Low-side full-bridge inverter and drivers
- Laminate-based, air-core transformer for high immunity to magnetic fields
- High-side full-bridge rectifier
- High-side LDO to stabilize the output voltage of the DC/DC converter for high analog performance of the signal path. The high-side LDO outputs a constant voltage and can provide a limited amount of current to power external circuitry.

The DC/DC converter uses a spread-spectrum clock generation technique to reduce the spectral density of the electromagnetic radiation. The resonator frequency is synchronized to the operation of the $\Delta\Sigma$ modulator to minimize interference with data transmission and support the high analog performance of the device.

The architecture of the DC/DC converter is optimized to drive the high-side circuitry of the AMC3336-Q1 and can source up to I_H of additional DC current for an optional auxiliary circuit such as an active filter, preamplifier, or comparator. As shown in [Figure 7-6](#), I_H is specified up to an ambient temperature of 85°C and derates linearly at higher temperatures.




Figure 7-6. Derating of I_H at Ambient Temperatures >85°C

7.3.6 Diagnostic Output

As shown in Figure 7-7, the open-drain DIAG pin can be monitored to confirm the device is operational, and the output data are valid. During power-up, the DIAG pin is actively held low until the high-side supply is in regulation and the modulator starts outputting data. The DIAG pin is actively pulled low if:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high-side). The modulator itself outputs a constant bitstream of logic 0's in this case, that is, the DOUT pin is permanently low.
- The high-side DC/DC output voltage (DCDC_OUT) or the high-side LDO output voltage (HLDO_OUT) drop below their respective undervoltage detection thresholds (brown-out). In this case, the low-side may still receive data from the high-side but the data may not be valid. However, the modulator itself outputs a constant bitstream of logic 0's in this case, meaning that the DOUT pin is permanently low.




Figure 7-7. DIAG and Output under Different Operating Conditions

7.4 Device Functional Modes

The digital interface, including the open-drain DIAG pin are functional as soon as VDD rises above the VDD_{POR} threshold. Analog functions, including the circuitry on the high-side, are enabled as soon as VDD rises above the analog under voltage lockout threshold VDD_{UV}.

At power-down, analog functions are disabled as VDD falls below the VDD_{UV} (falling) voltage level. The digital interface, including the open-drain DIAG pin remain functional until VDD drops below the VDD_{POR} (falling) voltage level. Figure 7-8 shows the different enable thresholds for the AMC3336-Q1.




Figure 7-8. AMC3336-Q1 Enable Thresholds

Below the VDD_{POR} voltage level the digital output pins are not actively driven, that is they are in a high-impedance state but clamped to one diode-voltage above the VDD supply.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The very high input impedance, low AC and DC errors, and low temperature drift make the AMC3336-Q1 a high-performance solution for voltage-sensing applications. The integrated DC/DC converter simplifies the system design and allows for measuring signals independent from any high-side supply that is required with conventional isolated modulators.

8.1.1 Digital Filter Usage

The modulator generates a bitstream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). A very simple filter, as calculated by [Equation 2](#), built with minimal effort and hardware, is a sinc³-type filter:

$$H(z) = \left(\frac{1 - z^{-\text{OSR}}}{1 - z^{-1}} \right)^3 \quad (2)$$

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a second-order modulator. All characterization in this document is done with a sinc³ filter with an oversampling ratio (OSR) of 256 and an output word width of 16 bits, unless specified otherwise. The measured effective number of bits (ENOB) as a function of the OSR is illustrated in [Figure 8-3](#) or the [Typical Application](#) section.

An example code for implementing a sinc³ filter in an FPGA is discussed in the [Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications](#) application note, available for download at www.ti.com.

8.2 Typical Application

8.2.1 On-Board Charger Application

Isolated modulators are widely used for voltage measurements in high-voltage applications that must be isolated from a low-voltage domain. Typical applications are AC line voltage measurements at the input of a power factor correction (PFC) stage of an onboard charger (OBC), DC measurements at the output of a PFC stage or DC/DC converter, or phase voltage measurements in traction inverters. The AMC3336-Q1 integrates an isolated power supply for the high-voltage side and therefore is particularly easy to use in applications that do not have a high-side supply readily available or where a high-side supply is referenced to a different ground potential than the signal to be measured.

Figure 8-1 shows a simplified schematic of the AMC3336-Q1 in an OBC where the AC phase voltage on the grid-side must be measured. At that location in the system, there is no supply readily available for powering the isolated modulator. The integrated isolated power supply, together with its bipolar input voltage range, makes the AMC3336-Q1 ideally suited for AC line-voltage sensing.

At the output of the PFC stage a second AMC3336-Q1 is used for sensing the DC-link voltage. This example also shows the proper connection for implementing a differential measurement that typically results in best measurement accuracy and linearity.




Figure 8-1. The AMC3336-Q1 in a Typical Application

8.2.1.1 Design Requirements

Table 8-1 lists the parameters for this typical application.

Table 8-1. Design Requirements

PARAMETER	120-V _{RMS} LINE VOLTAGE	230-V _{RMS} LINE VOLTAGE
System input voltage	120 V ±10%, 60 Hz	230 V ±10%, 50 Hz
Low-side supply voltage	3.3 V or 5 V	3.3 V or 5 V
Maximum resistor operating voltage	75 V	75 V
Voltage drop across the sense resistor (RSNS) for a linear response	±1 V (maximum)	±1 V (maximum)
Current through the resistive divider, I _{CROSS}	100 µA	100 µA

8.2.1.2 Detailed Design Procedure

This discussion covers the 230-V_{RMS} example. The procedure for calculating the resistive divider for the 120-V_{RMS} use case is identical.

The 100-µA crosscurrent requirement at peak input voltage (360 V) determines that the total impedance of the resistive divider is 3.6 MΩ. The impedance of the resistive divider is dominated by the top and bottom resistors (shown exemplary as RL11 and RL12 in Figure 8-1) and the voltage drop across RL1SNS can be neglected for a moment. The maximum allowed voltage drop per unit resistor is specified as 75 V, therefore the total, minimum number of unit resistors in the top and bottom portion of the resistive divider is 360 V / 75 V = 5. The calculated unit value is 3.6 MΩ / 5 = 720 kΩ and the next closest value from the E96-series is 715 kΩ.

RL1SNS is sized such that the voltage drop across the resistor at maximum input voltage (360 V) equals the linear full-scale range input voltage (V_{FSR}) of the AMC3336-Q1 that is +1 V. This voltage is calculated as $RL1SNS = V_{FSR} / (V_{Peak} - V_{FSR}) \times (R_{TOP} + R_{BOT})$, where (R_{TOP} + R_{BOT}) is the total value of the RL11 and RL12 resistor strings (5 × 715 kΩ = 3575 kΩ). RL1SNS is calculated as 9.96 kΩ and the next closest value from the E96-series is 10 kΩ.

Table 8-2 summarizes the design of the resistive divider.

Table 8-2. Resistor Value Examples

PARAMETER	120-V _{RMS} LINE VOLTAGE	230-V _{RMS} LINE VOLTAGE
Peak voltage	190 V	360 V
Unit resistor value, RL11Xand RL12X	634 kΩ	715 kΩ
Number of unit resistors in RL11	1	2
Number of unit resistors in RL12	2	3
Sense resistor value, RL1SNS	10 kΩ	10 kΩ
Total resistance value	1912 kΩ	3585 kΩ
Resulting current through resistive divider, I _{CROSS}	99.4 µA	100.4 µA
Resulting full-scale voltage drop across sense resistor RL1SNS	0.994 V	1.004 V
Peak power dissipated in unit resistor RL11X and RL12X	6.3mW	7.2 mW
Peak power dissipated in resistive divider	18.9 mW	36.2 mW

The AMC3336-Q1 requires a single 3.3-V or 5-V supply on its low-side. The high-side supply is internally generated by an integrated DC/DC converter, as explained in the [Isolated DC/DC Converter](#) section.

8.2.1.2.1 Input Filter Design

TI recommends placing an RC filter in front of the isolated amplifier to improve signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (f_{CLKIN}) of the internal $\Delta\Sigma$ modulator
- The DC impedance of the filter does not generate significant voltage drop in the analog input lines
- The source impedance of the analog inputs are equal

Most voltage-sensing applications use high-impedance resistive dividers in front of the isolated amplifier to scale down the input voltage. In this case, a single capacitor (as shown in [Figure 8-2](#)) is sufficient to filter the input signal.




Figure 8-2. Input Filter

8.2.1.2.2 Bitstream Filtering

For modulator output bitstream filtering, a device from TI's [C2000™](#) or [Sitara™](#) microcontroller families is recommended. These families support up to eight channels of dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel: one providing high-accuracy results for the control loop and one fast-response path for overcurrent detection.

A [delta-sigma modulator filter calculator](#) is available for download at www.ti.com that aids in the filter design and selecting the right OSR and filter-order to achieve the desired output resolution and filter response time.

8.2.1.3 Application Curve

The effective number of bits (ENOB) is often used to compare the performance of ADCs and $\Delta\Sigma$ modulators. Figure 8-3 shows the ENOB of the AMC3336-Q1 with different oversampling ratios. By using Equation 3, this number can also be calculated from the SINAD:

$$\text{SINAD} = 1.76 \text{ dB} + 6.02 \text{ dB} \times \text{ENOB} \quad (3)$$




Figure 8-3. Measured Effective Number of Bits vs Oversampling Ratio

8.2.2 What To Do and What Not To Do

Do not leave the inputs of the AMC3336-Q1 unconnected (floating) when the device is powered up. If both modulator inputs are left floating, the modulator outputs a bitstream that is undefined.

Connect the high-side ground (HGND) to INN, either directly or through a resistive path. A DC current path between INN and HGND is required to define the input common-mode voltage. Take care not to exceed the input common-mode range, as specified in the [Recommended Operating Conditions](#) table.

The high-side LDO can source a limited amount of current (I_H) to power external circuitry. Take care not to over-load the high-side LDO and be aware of the drooping of I_H at high temperatures as explained in the [Isolated DC/DC Converter](#) section.

The low-side LDO does not output a constant voltage and is not intended for powering any external circuitry. Do not connect any external load to the HLDO_OUT pin.

9 Power Supply Recommendations

The AMC3336-Q1 is powered from the low-side power supply (VDD) with a nominal value of 3.3 V (or 5 V). TI recommends a low ESR decoupling capacitor of 1 nF (C8 in [Figure 9-1](#)) placed as close as possible to the VDD pin, followed by a 1- μ F capacitor (C9) to filter this power-supply path.

The low-side of the DC/DC converter is decoupled with a low-ESR, 100-nF capacitor (C4) positioned close to the device between the DCDC_IN and DCDC_GND pins. Use a 1- μ F capacitor (C2) to decouple the high-side in addition to a low-ESR, 1-nF capacitor (C3) placed as close as possible to the device and connected to the DCDC_OUT and DCDC_HGND pins.

For the high-side LDO, use low-ESR capacitors of 1-nF (C6), placed as close as possible to the AMC3336-Q1, followed by a 100-nF decoupling capacitor (C5).

The ground reference for the high-side (HGND) is derived from the terminal of the sense resistor that is connected to the negative input (INN) of the device. IIN and HGND can be shorted together directly at the device pins. The high-side DC/DC ground terminal (DCDC_HGND) is also shorted to HGND directly at the device pins.




Figure 9-1. Decoupling the AMC3336-Q1

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. MLCC capacitors typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

Table 9-1 lists components suitable for use with the AMC3336-Q1. This list is not exhaustive. Other components may exist that are equally suitable (or better), however these listed components have been validated during the development of the AMC3336-Q1.

Table 9-1. Recommended External Components

DESCRIPTION		PART NUMBER	MANUFACTURER	SIZE (EIA, L x W)
VDD				
C8	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm
C9	1 µF ± 10%, X7R, 25 V	12063C105KAT2A	AVX	1206, 3.2 mm x 1.6 mm
DC/DC CONVERTER				
C4	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C3	1 nF ± 10%, X7R, 50 V	C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
C2	1 µF ± 10%, X7R, 25 V	CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
HLDO				
C1	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C5	100 nF ± 5%, NP0, 50 V	C3216NP01H104J160AA	TDK	1206, 3.2 mm x 1.6 mm
C6	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm

10 Layout

10.1 Layout Guidelines

Figure 10-1 shows a layout recommendation with the critical placement of the decoupling capacitors. The same reference designators are used as in the [Power Supply Recommendations](#) section. Decoupling capacitors are placed as close as possible to the AMC3336-Q1 supply pins. For best performance, place the sense resistor close to the INP and INN inputs of the AMC3336-Q1 and keep the layout of both connections symmetrical.

This layout is used on the AMC3336-Q1 EVM and supports CISPR-11 compliant electromagnetic radiation levels.

10.2 Layout Example




Figure 10-1. Recommended Layout of the AMC3336-Q1

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

11.1.1.1 Isolation Glossary

See the [Isolation Glossary](#)

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Isolation Glossary](#) application report
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics](#) application report
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity](#) application report
- Texas Instruments, [Delta Sigma Modulator Filter Calculator](#) design tool

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.5 Trademarks

C2000™, Sitara™, and TI E2E™ are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC3336QDWERQ1	ACTIVE	SOIC	DWE	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	AMC3336Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC3336QDWERQ1	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC3336QDWERQ1	SOIC	DWE	16	2000	350.0	350.0	43.0



DWE0016A

PACKAGE OUTLINE **SOIC - 2.65 mm max height**

SOIC



4223098/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DWE0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4223098/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DWE0016A

SOIC - 2.65 mm max height

SOIC



4223098/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated