







UCC28710, UCC28711, UCC28712, UCC28713

ZHCSAH7C - NOVEMBER 2012 - REVISED JUNE 2017

具有初级侧调节功能的 UCC2871x 恒压、 恒流控制器

特性 1

- 小于 10mW 空载功耗
- 采用初级侧调整 (PSR),无需光耦合器
- 线路和负载具有 ±5% 电压调节和电流调节 •
- 700V 启动开关
- 100kHz 最大开关频率可实现高功率密度充电器设 计
- 具有谐振谷底开关运行,可实现最高总体效率
- 频率抖动以简化电磁干扰 (EMI) 兼容性
- 宽 VDD 范围允许使用小型偏置电容器
- 针对金属氧化物半导体场效应晶体管 (MOSFET) 的 已钳制栅极驱动输出
- 过压、低线路和过流保护功能
- 可编程电缆补偿 (UCC28710)
- 带有固定线缆补偿选项的负温度系数 (NTC) 电阻器 接口(只适用于 UCC28711, UCC28712 和 UCC28713)
- 小外形尺寸集成电路 (SOIC)-7 封装
- 可使用 UCC28710 并借助 WEBENCH[®] 电源设计 器创建定制设计方案
- 2 应用
- 用于消费类电子产品的 USB 兼容适配器和充电器 - 智能电话
 - 平板电脑
 - 摄像机
- 针对电视和台式机的待机电源
- 白色家电

3 说明

UCC2871x 系列反激式电源控制器在不使用光耦合器 的情况下提供隔离式输出恒压 (CV) 和恒流 (CC) 输出 调节。此器件可处理来自主要电源开关和辅助反激式绕 组的信息,以对输出电压和电流进行精确控制。

一个内部 700V 启动开关、动态控制的工作状态和一个 定制的调制配置文件在不牺牲启动时间或输出瞬态响应 的同时支持超低待机功耗。

Support &

Community

20

UCC28710 系列中的控制算法使得运行效率符合或者 超过适用标准。输出驱动接至一个 MOSFET 电源开 关。带有谷值开关的断续传导模式 (DCM) 减少了开关 损耗。开关频率的调制和初级电流峰值振幅 (FM 和 AM) 在整个负载和线路范围内保持较高的转换效率。

此控制器有一个 100kHz 的最大开关频率并且一直保持 对变压器内初级峰值电流的控制。保护 功能 有助于抑 制一次侧和二次侧应力分量。UCC28710 支持对线缆 补偿进行编程。UCC28711、UCC28712 和 UCC28713 器件在提供固定线缆补偿电平的同时,可 使用负温度系数 (NTC) 电阻器实现远程温度感测。

器件信息(1)

器件型号	封装	封装尺寸(标称值)
UCC28710		
UCC28711	0010 (7)	1.01
UCC28712	SOIC (7)	4.91mm × 3.90mm
UCC28713		

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。





UCC28710, UCC28711, UCC28712, UCC28713

ZHCSAH7C-NOVEMBER 2012-REVISED JUNE 2017

目录

特性	
应用	1
说明	
修订	历史记录 2
Dev	ice Comparison Table 3
Pin	Configuration and Functions 3
Spe	cifications 4
7.1	Absolute Maximum Ratings 4
7.2	ESD Ratings 4
7.3	Recommended Operating Conditions 4
7.4	Thermal Information 4
7.5	Electrical Characteristics 5
7.6	Typical Characteristics 6
Deta	ailed Description
8.1	Overview
8.2	Functional Block Diagram 9
8.3	Feature Description 10
	应说修 Dev Pin Spe 7.1 7.2 7.3 7.4 7.5 7.6 Deta 8.1 8.2

9	Appli	cation and Implementation	17
	9.1	Application Information	. 17
		Typical Application	
10	Powe	er Supply Recommendations	23
11	Layo	ut	23
	11.1	Layout Guidelines	. 23
	11.2	Layout Example	. 25
12	器件科	和文档支持	26
	12.1	器件支持	. 26
	12.2	文档支持	. 28
	12.3	接收文档更新通知	. 28
	12.4	社区资源	. 28
	12.5	商标	. 28
	12.6	静电放电警告	. 28
	12.7	Glossary	. 29
13	机械、	,封装和可订购信息	29

8.4 Device Functional Modes..... 12

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision B (July 2015) to Revision C	Page
 已删除 针对 UCC28714、UCC28715 和 UCC28716 器件的所有参考 	1
• 己删除"准谐振"中的"准"	1
• 己添加 文档支持、接收文档更新通知以及社区资源 部分	26
Changes from Revision A (December 2014) to Revision B	Page

Changes from Revision A (December 2014) to Revision B

•	Updated Layout Guidelines section	23
		_

Changes from Original (November 2012) to Revision A

已添加 引脚配置和功能部分, ESD 额定值表, 特性 说明 部分, 器件功能模式, 应用和实施部分, 电源相关建议部 分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分1



www.ti.com.cn

Page



5 Device Comparison Table

PART NUMBER ⁽¹⁾	MINIMUM SWITCHING FREQUENCY	OPTIONS ⁽²⁾	
UCC28710		Programmable cable compensation	
UCC28711		NTC option, 0-mV (at 5-V output) cable compensation	
UCC28712	680 Hz	NTC option, 150-mV (at 5-V output) cable compensation	
UCC28713		NTC option, 300-mV (at 5-V output) cable compensation	

(1) See 机械、封装和可订购信息 section for specific device ordering information.

(2) For other fixed cable compensation options, call TI.

6 Pin Configuration and Functions





Pin Functions

	PIN					
NAME	UCC28710	UCC28711 UCC28712 UCC28713	I/O	DESCRIPTION		
CBC	3		I	Cable compensation is a programming pin for compensation of cable voltage drop. Cable compensation is programmed with a resistor to GND.		
CS	5	5	I	rent sense input connects to a ground-referenced current-sense resistor in series with power switch. The resulting voltage is used to monitor and control the peak primary ent. A series resistor can be added to this pin to compensate the peak switch current els as the AC-mains input varies.		
DRV	6	6	0	Drive is an output used to drive the gate of an external high voltage MOSFET switching transistor.		
GND	4	4	_	he ground pin is both the reference pin for the controller and the low-side return for the rive output. Special care should be taken to return all AC decoupling capacitors as close s possible to this pin and avoid any common trace length with analog signal return paths.		
ΗV	7	7	I	The high-voltage pin connects directly to the rectified bulk voltage and provides charge to he VDD capacitor for start-up of the power supply.		
NTC	_	3	I	NTC an interface to an external negative temperature coefficient resistor for remote temperature sensing. Pulling this pin low shuts down PWM action.		
VDD	1	1	I	DD is the bias supply input pin to the controller. A carefully-placed bypass capacitor to ND is required on this pin.		
VS	2	2	I	Voltage sense is an input used to provide voltage and timing feedback to the controller. This pin is connected to a voltage divider between an auxiliary winding and GND. The value of the upper resistor of this divider is used to program the AC-mains run and stop thresholds and line compensation at the CS pin.		

7 Specifications

7.1 Absolute Maximum Ratings

See (1).

			MIN	MAX	UNIT
V _{HV}	Start-up pin voltage, HV			700	V
V_{VDD}	Bias supply voltage, VDD			38	V
I _{DRV}	Continuous gate current sink	ζ.		50	mA
I _{DRV}	Continuous gate current sou	rce		Self-limiting	mA
I _{VS}	Peak current, VS			-1.2	mA
V_{DRV}	Gate drive voltage at DRV		-0.5	Self-limiting	V
		VS	-0.75	7	V
	Voltage	CS, CBC, NTC	-0.5	5	V
TJ	Operating junction temperate	ire	-55	150	°C
	Lead temperature 0.6 mm fr	om case for 10 s		260	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal. These ratings apply over the operating ambient temperature ranges unless otherwise noted.

7.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	M	
V(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. .

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VDD	Bias supply operating voltage	9	35	V
C _{VDD}	VDD bypass capacitor	0.047	1	μF
R _{CBC}	Cable-compensation resistance	10		kΩ
I _{VS}	VS pin current	-1		mA
TJ	Operating junction temperature	-40	125	°C

7.4 Thermal Information

		UCC2871x	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		7 PINS	-
R_{\thetaJA}	Junction-to-ambient thermal resistance	141.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	73.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	89	°C/W
ΨJT	Junction-to-top characterization parameter	23.5	°C/W
Ψјв	Junction-to-board characterization parameter	88.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

over operating free-air temperature range, V_{VDD} = 25 V, HV = open, $R_{CBC(NTC)}$ = open, T_A = -40 °C to 125 °C, T_A = T_J (unless otherwise noted)

(
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH-VO	LTAGE START UP					
I_{HV}	Start-up current out of VDD	V_{HV} = 100 V, V_{VDD} = 0 V, start state	100	250	500	μA
I _{HVLKG}	Leakage current at HV	$V_{HV} = 400 V$, run state		0.1	1	μA
BIAS SUP	PPLY INPUT					
I _{RUN}	Supply current, run	I _{DRV} = 0, run state		2	2.65	mA
I _{WAIT}	Supply current, wait	I _{DRV} = 0, wait state		95	120	μA
ISTART	Supply current, start	$I_{DRV} = 0$, $V_{VDD} = 18$ V, start state, $I_{HV} = 0$		18	30	μA
I _{FAULT}	Supply current, fault	I _{DRV} = 0, fault state		95	125	μA
UNDERV	OLTAGE LOCKOUT					
V _{VDD(on)}	VDD turnon threshold	V _{VDD} low to high	19	21	23	V
V _{VDD(off)}	VDD turnoff threshold	V_{VDD} high to low	7.7	8.1	8.5	V
VS INPUT	-					
V _{VSR}	Regulating level	Measured at no-load condition, $T_J = 25 \ ^{\circ}C^{(1)}$	4.01	4.05	4.09	V
V _{VSNC}	Negative clamp level	$I_{VS} = -300 \ \mu A$, volts below ground	190	250	325	mV
I _{VSB}	Input bias current	$V_{VS} = 4 V$	-0.25	0	0.25	μA
CS INPUT	г					
V _{CST(max)}	Maximum CS threshold voltage	V _{VS} = 3.7 V	738	780	810	mV
V _{CST(min)}	Minimum CS threshold voltage	V _{VS} = 4.35 V	175	195	215	mV
K _{AM}	AM control ratio	V _{CST(max)} / V _{CST(min)}	3.6	4	4.4	V/V
V _{CCR}	Constant current regulating level	CC regulation constant	318	330	343	mV
K _{LC}	Line compensation current ratio	I_{VSLS} = -300 μ A, I_{VSLS} / current out of CS pin	24	25	28.6	A/A
T _{CSLEB}	Leading-edge blanking time	DRV output duration, $V_{CS} = 1 V$	180	235	280	ns
DRIVERS						
I _{DRS}	DRV source current	$V_{DRV} = 8 V, V_{VDD} = 9 V$	20	25		mA
R _{DRVLS}	DRV low-side drive resistance	I _{DRV} = 10 mA		6	12	Ω
V _{DRCL}	DRV clamp voltage	V _{VDD} = 35 V		14	16	V
R _{DRVSS}	DRV pulldown in start state		150	190	230	kΩ

(1) The regulating level at VS decreases with temperature by 0.8 mV/°C. This compensation is included to reduce the power supply output voltage variance over temperature.

TEXAS INSTRUMENTS

www.ti.com.cn

Electrical Characteristics (continued)

over operating free-air temperature range, V_{VDD} = 25 V, HV = open, $R_{CBC(NTC)}$ = open, T_A = -40 °C to 125 °C, T_A = T_J (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TIMING							
f _{SW(max)}	Maximum switching frequency	V _{VS} = 3.7 V		92	100	106	kHz
f _{SW(min)}	Minimum switching frequency	V _{VS} = 4.35 V	UCC28710 UCC28711 UCC28712 UCC28713	600	680	755	Hz
t _{ZTO}	Zero-crossing timeout delay		1.8	2.1	2.55	μs	
PROTECT	ΓΙΟΝ					1	
V _{OVP}	Overvoltage threshold	At VS input, $T_J = 25 \ ^{\circ}C^{(1)}$		4.55	4.6	4.71	V
V _{OCP}	Overcurrent threshold	At CS input	1.4	1.5	1.6	V	
I _{VSL(run)}	VS line-sense run current	Current out of VS pin increasing		190	225	275	μA
I _{VSL(stop)}	VS line-sense stop current	Current out of VS pin decreasing	70	80	100	μA	
K _{VSL}	VS line sense ratio	I _{VSL(run)} / I _{VSL(stop)}	2.45	2.8	3.05	A/A	
T _{J(stop)}	Thermal shut-down temperature	Internal junction temperature		165		°C	
	OMPENSATION						
V _{CBC(max)}	Cable compensation maximum voltage	Voltage at CBC at full load	UCC28710	2.9	3.2	3.5	V
V _{CVS(min)}	Compensation at VS	V _{CBC} = open, change in VS regulating level at full load	UCC28710	-55	-15	25	mV
V _{CVS(max)}	Maximum compensation at VS	$V_{CBC} = 0 V$, change in VS regulating level at full load	UCC28710	275	320	375	mV
			UCC28711	-55	-15	25	
V _{CVS}	Compensation at VS	Change in VS regulating level at full load	UCC28712		103		mV
		UCC28713			206		
NTC INPU	Л						
V _{NTCTH}	NTC shut-down threshold	Fault UVLO cycle when below this threshold	UCC28711 UCC28712 UCC28713	0.9	0.95	1	V
I _{NTC}	NTC pullup current	Current out of pin	UCC28711 UCC28712 UCC28713	90	105	125	μA

7.6 Typical Characteristics

VDD = 25 V, unless otherwise noted.





Typical Characteristics (continued)

VDD = 25 V, unless otherwise noted.





Typical Characteristics (continued)

VDD = 25 V, unless otherwise noted.





8 Detailed Description

8.1 Overview

The UCC2871x family is a flyback power supply controller which provides accurate voltage and constant current regulation with primary-side feedback, eliminating the need for opto-coupler feedback circuits. The controller operates in discontinuous conduction mode with valley-switching to minimize switching losses. The modulation scheme is a combination of frequency and primary peak current modulation to provide high conversion efficiency across the load range. The control law provides a wide-dynamic operating range of output power which allows the power designer to achieve the <10-mW stand-by power requirement.

During low-power operating ranges the device has power management features to reduce the device operating current at operating frequencies below 33 kHz. The UCC2871x family includes features in the modulator to reduce the EMI peak energy of the fundamental switching frequency and harmonics. Accurate voltage and constant current regulation, fast dynamic response, and fault protection are achieved with primary-side control. A complete charger solution can be realized with a straightforward design process, low cost and low component count.

8.2 Functional Block Diagram





(1)

(2)

8.3 Feature Description

8.3.1 Detailed Pin Description

8.3.1.1 VDD (Device Bias Voltage Supply)

The VDD pin is connected to a bypass capacitor to ground and a start-up resistance to the input bulk capacitor (+) terminal. The VDD turnon UVLO threshold is 21 V and turnoff UVLO threshold is 8.1 V, with an available operating range up to 35 V. The USB charging specification requires the output current to operate in constantcurrent mode from 5 V to a minimum of 2 V; this is easily achieved with a nominal VDD of approximately 25 V. The additional VDD headroom up to 35 V allows for VDD to rise due to the leakage energy delivered to the VDD capacitor in high-load conditions. Also, the wide VDD range provides the advantage of selecting a relatively small VDD capacitor and high-value start-up resistance to minimize no-load stand-by power loss in the start-up resistor.

8.3.1.2 GND (Ground)

This is a single ground reference external to the device for the gate drive current and analog signal reference. Place the VDD bypass capacitor close to GND and VDD with short traces to minimize noise on the VS and CS signal pins.

8.3.1.3 VS (Voltage-Sense)

The VS pin is connected to a resistor divider from the auxiliary winding to ground. The output-voltage feedback information is sampled at the end of the transformer secondary current demagnetization time to provide an accurate representation of the output voltage. Timing information to achieve valley-switching and to control the duty cycle of the secondary transformer current is determined by the waveform on the VS pin. Avoid placing a filter capacitor on this input which would interfere with accurate sensing of this waveform.

The VS pin also senses the bulk capacitor voltage to provide for AC-input run and stop thresholds, and to compensate the current-sense threshold across the AC-input range. This information is sensed during the MOSFET on-time. For the AC-input run/stop function, the run threshold on VS is 220 μ A and the stop threshold is 80 μ A. The values for the auxilliary voltage divider upper-resistor R_{S1} and lower-resistor R_{S2} can be determined by the equations below.

$$R_{S1} = \frac{V_{IN(run)} \times \sqrt{2}}{N_{PA} \times I_{VSL(run)}}$$

where

- N_{PA} is the transformer primary-to-auxiliary turns ratio,
- V_{IN(run)} is the AC RMS voltage to enable turnon of the controller (run),
- I_{VSL(run)} is the run-threshold for the current pulled out of the VS pin during the MOSFET on-time. (see the Electrical Characteristics table)

$$R_{S2} = \frac{R_{S1} \times V_{VSR}}{N_{AS} \times (V_{OCV} + V_F) - V_{VSR}}$$

where

- V_{OCV} is the converter regulated output voltage,
- V_F is the output rectifier forward drop at near-zero current,
- N_{AS} is the transformer auxiliary to secondary turns ratio,
- R_{S1} is the VS divider high-side resistance,
- V_{VSR} is the CV regulating level at the VS input (see the *Electrical Characteristics* table).



Feature Description (continued)

8.3.1.4 DRV (Gate Drive)

The DRV pin is connected to the MOSFET gate pin, usually through a series resistor. The gate driver provides a gate-drive signal limited to 14 V. The turnon characteristic of the driver is a 25-mA current source which limits the turnon dv/dt of the MOSFET drain and reduces the leading-edge current spike, but still provides gate-drive current to overcome the Miller plateau. The gate-drive turnoff current is determined by the low-side driver $R_{DS(on)}$ and any external gate-drive resistance. The user can reduce the turnoff MOSFET drain dv/dt by adding external gate resistance.

8.3.1.5 CS (Current Sense)

The current-sense pin is connected through a series resistor (R_{LC}) to the current-sense resistor (R_{CS}). The current-sense threshold is 0.75 V for $I_{PP(max)}$ and 0.25 V for $I_{PP(min)}$. The series resistor R_{LC} provides the function of feed-forward line compensation to eliminate change in I_{PP} due to change in di/dt and the propagation delay of the internal comparator and MOSFET turnoff time. There is an internal leading-edge blanking time of 235 ns to eliminate sensitivity to the MOSFET turnon current spike. It should not be necessary to place a bypass capacitor on the CS pin. The value of R_{CS} is determined by the target output current in constant-current (CC) regulation. The values of R_{CS} and R_{LC} can be determined by the equations below. The term η_{XFMR} is intended to account for the energy stored in the transformer but not delivered to the secondary. This includes transformer resistance and core loss, bias power, and primary-to-secondary leakage ratio.

Example: With a transformer core and winding loss of 5%, primary-to-secondary leakage inductance of 3.5%, and bias power to output power ratio of 1.5%. The η_{XFMR} value is approximately: 1 - 0.05 - 0.035 - 0.015 = 0.9.

$$R_{CS} = \frac{V_{CCR} \times N_{PS}}{2l_{OCC}} \times \sqrt{\eta_{XFMR}}$$

where

- V_{CCR} is a current regulation constant (see the *Electrical Characteristics* table),
- N_{PS} is the transformer primary-to-secondary turns ratio (a ratio of 13 to 15 is recommended for 5-V output),
- I_{OCC} is the target output current in constant-current regulation,
- η_{XFMR} is the transformer efficiency.

$$R_{LC} = \frac{K_{LC} \times R_{S1} \times R_{CS} \times T_{D} \times N_{PA}}{L_{P}}$$

where

- R_{S1} is the VS pin high-side resistor value,
- R_{CS} is the current-sense resistor value,
- T_D is the current-sense delay including MOSFET turnoff delay, add ~50 ns to MOSFET delay,
- N_{PA} is the transformer primary-to-auxiliary turns ratio,
- L_P is the transformer primary inductance,
- K_{LC} is a current-scaling constant (see the *Electrical Characteristics* table).

(4)

(3)

8.3.1.6 CBC (Cable Compensation), Pin 1 UCC28700

The cable compensation pin is connected to a resistor to ground to program the amount of output voltage compensation to offset cable resistance. The cable compensation block provides a 0-V to 3-V voltage level on the CBC pin corresponding to 0 to I_{OCC} output current. The resistance selected on the CBC pin programs a current mirror that is summed into the VS feedback divider therefore increasing the output voltage as I_{OUT} increases. There is an internal series resistance of 28 k Ω to the CBC pin which sets a maximum cable compensation of a 5-V output to 400 mV when CBC is shorted to ground. The CBC resistance value can be determined by the equation below.

$$\mathsf{R}_{\mathsf{CBC}} = \frac{\mathsf{V}_{\mathsf{CBC}(\mathsf{max})} \times 3 \, \mathsf{k}\Omega \times \left(\mathsf{V}_{\mathsf{OCV}} + \mathsf{V}_{\mathsf{F}}\right)}{\mathsf{V}_{\mathsf{VSR}} \times \mathsf{V}_{\mathsf{OCBC}}} - 28 \, \mathsf{k}\Omega$$

(5)

Feature Description (continued)

where

- V_o is the output voltage,
- V_F is the diode forward voltage,
- V_{OCBC} is the target cable compensation voltage at the output terminals,
- V_{CBC(max)} is the maximum voltage at the cable compensation pin at the maximum converter output current (see the *Electrical Characteristics* table),
- V_{VSR} is the CV regulating level at the VS input (see the *Electrical Characteristics* table).

8.3.1.7 NTC (NTC Thermistor Shut-down), Pin 1 UCC28701/2/3

These versions of the UCC28700 family utilize pin 1 for an external NTC thermistor to allow user-programmable external thermal shut-down. The shut-down threshold is 0.95 V with an internal 105- μ A current source which results in a 9.05-k Ω thermistor shut-down threshold. These controllers have either zero or fixed internal cable compensation.

8.3.2 Fault Protection

There is comprehensive fault protection. Protection functions include:

- Output overvoltage fault
- Input undervoltage fault
- Internal overtemperature fault
- Primary overcurrent fault
- CS pin fault
- VS pin fault

A UVLO reset and restart sequence applies for all fault protection events.

The output overvoltage function is determined by the voltage feedback on the VS pin. If the voltage sample on VS exceeds 115% of the nominal V_{OUT} , the device stops switching and the internal current consumption is I_{FAULT} which discharges the VDD capacitor to the UVLO turnoff threshold. After that, the device returns to the start state and a start-up sequence ensues.

The UCC2871x family always operates with cycle-by-cycle primary peak current control. The normal operating range of the CS pin is 0.78 V to 0.195 V. There is additional protection if the CS pin reaches 1.5 V. This results in a UVLO reset and restart sequence.

The line input run and stop thresholds are determined by current information at the VS pin during the MOSFET on-time. While the VS pin is clamped close to GND during the MOSFET on-time, the current through R_{S1} is monitored to determine a sample of the bulk capacitor voltage. A wide separation of run and stop thresholds allows clean start-up and shut-down of the power supply with the line voltage. The run current threshold is 225 μ A and the stop current threshold is 80 μ A.

The internal over-temperature protection threshold is 165°C. If the junction temperature reaches this threshold the device initiates a UVLO reset cycle. If the temperature is still high at the end of the UVLO cycle, the protection cycle repeats.

Protection is included in the event of component failures on the VS pin. If complete loss of feedback information on the VS pin occurs, the controller stops switching and restarts.

8.4 Device Functional Modes

8.4.1 Primary-Side Voltage Regulation

Figure 13 illustrates a simplified flyback convertor with the main voltage regulation blocks of the device shown. The power train operation is the same as any DCM flyback circuit but accurate output voltage and current sensing is the key to primary-side control.



Device Functional Modes (continued)



Figure 13. Simplified Flyback Convertor (With the Main Voltage Regulation Blocks)

In primary-side control, the output voltage is sensed on the auxiliary winding during the transfer of transformer energy to the secondary. As shown in Figure 14 it is clear there is a down slope representing a decreasing total rectifier V_F and resistance voltage drop (I_SR_S) as the secondary current decreases to zero. To achieve an accurate representation of the secondary output voltage on the auxiliary winding, the discriminator reliably blocks the leakage inductance reset and ringing, continuously samples the auxiliary voltage during the down slope after the ringing is diminished, and captures the error signal at the time the secondary winding reaches zero current. The internal reference on VS is 4.05 V. Temperature compensation on the VS reference voltage of -0.8-mV/°C offsets the change in the output rectifier forward voltage with temperature. The resistor divider is selected as outlined in the VS pin description.





The UCC2871x family includes a VS signal sampler that signals discrimination methods to ensure an accurate sample of the output voltage from the auxiliary winding. There are however some details of the auxiliary winding signal to ensure reliable operation, specifically the reset time of the leakage inductance and the duration of any subsequent leakage inductance ring. Refer to Figure 15 below for a detailed illustration of waveform criteria to ensure a reliable sample on the VS pin. The first detail to examine is the duration of the leakage inductance reset pedestal, t_{LK_RESET} in Figure 15. Because this can mimic the waveform of the secondary current decay, followed by a sharp downslope, it is important to keep the leakage reset time less than 600 ns for I_{PRI} minimum, and less

Device Functional Modes (continued)

than 2.2 µs for I_{PRI} maximum. The second detail is the amplitude of ringing on the V_{AUX} waveform following t_{LK_RESET}. The peak-to-peak voltage at the VS pin should be less than approximately 100 mV_{p-p} at least 200 ns before the end of the demagnetization time, t_{DM}. If there is a concern with excessive ringing, it usually occurs during light or no-load conditions, when t_{DM} is at the minimum. The tolerable ripple on VS is scaled up to the auxiliary winding voltage by R_{S1} and R_{S2}, and is equal to 100 mV x (R_{S1} + R_{S2}) / R_{S2}.



Figure 15. Auxiliary Waveform Details

During voltage regulation, the controller operates in frequency modulation mode and amplitude modulation mode as illustrated in Figure 16 below. The internal operating frequency limits of the device are 100 kHz maximum and $f_{SW(min)}$. The transformer primary inductance and primary peak current chosen sets the maximum operating frequency of the converter. The output preload resistor and efficiency at low power determines the converter minimum operating frequency. There is no stability compensation required for the UCC2871x family.







Device Functional Modes (continued)

8.4.2 Primary-Side Current Regulation

Timing information at the VS pin and current information at the CS pin allow accurate regulation of the secondary average current. The control law dictates that as power is increased in CV regulation and approaching CC regulation the primary-peak current is at $I_{PP(max)}$. Referring to Figure 17 below, the primary-peak current, turns ratio, secondary demagnetization time (t_{DM}), and switching period (t_{SW}) determine the secondary average output current. Ignoring leakage inductance effects, the average output current is given by Equation 6. When the average output current reaches the regulation reference in the current control block, the controller operates in frequency modulation mode to control the output current at any output voltage at or below the voltage regulation target as long as the auxiliary winding can keep VDD above the UVLO turnoff threshold.







Figure 18. Typical Target Output V-I Characteristic

8.4.3 Valley Switching

The UCC2871x family utilizes valley switching to reduce switching losses in the MOSFET, to reduce induced-EMI, and to minimize the turnon current spike at the sense resistor. The controller operates in valley-switching in all load conditions unless the V_{DS} ringing has diminished.

(6)

Device Functional Modes (continued)

Referring to Figure 19 below, the UCC2871x family operates in a valley-skipping mode in most load conditions to maintain an accurate voltage or current regulation point and still switch on the lowest available V_{DS} voltage.



Figure 19. Valley-Skipping Mode

8.4.4 Start-Up Operation

The internal high-voltage start-up switch connected to the bulk capacitor voltage (V_{BLK}) through the HV pin charges the VDD capacitor. During start up there is typically 300 μ A available to charge the VDD capacitor. When VDD reaches the 21-V UVLO turnon threshold, the controller is enabled, the converter starts switching and the start-up switch is turned off. The initial three cycles are limited to $I_{PP(min)}$. After the initial three cycles at minimum $I_{PP(min)}$, the controller responds to the condition dictated by the control law. The converter will remain in discontinuous mode during charging of the output capacitor(s), maintaining a constant output current until the output voltage is in regulation.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The UCC2871x family of flyback power supply controllers provides constant voltage (CV) and constant current (CC) output regulation to help meet USB-compliant adaptors and charger requirements. These devices use the information obtained from auxiliary winding sensing (VS) to control the output voltage and do not require optocoupler/TL431 feedback circuitry. Eliminating the optocoupler feedback reduces component count and makes the design more cost effective. Refer to Figure 20 for details.

9.2 Typical Application

The procedure in the *Detailed Design Procedure* section outlines the steps to design a constant-voltage, constant-current flyback converter using the UCC2871x family of controllers. Refer to the typical application schematic for component location (Figure 20) and the 器件命名规则 section for variable definitions.



Figure 20. Design Procedure Application Example

9.2.1 Design Requirements

	PARAMETER	NOTES AND CONDITIONS	MIN	NOM	MAX	UNIT
INPUT CH	ARACTERISTICS					
V _{IN}	Input Voltage		100	115/230	240	V
f _{LINE}	Line Frequency		47	50/60	64	Hz
P _{SB_CONV}	No Load Input Power	$V_{IN} = Nom, I_O = 0 A$			10	mW
V _{IN(RUN)}	Brownout Voltage	I _O = Nom		70		V
OUTPUT	CHARACTERISTICS					
Vo	Output Voltage	V _{IN} = Nom, I _O = Nom	4.75	5	5.25	V
V _{RIPPLE}	Output Voltage Ripple	V _{IN} = Nom, I _O = Max			0.1	V
I _O	Output Current	V _{IN} = Min to Max		1	1.05	А

Table 1. Design Parameters

Typical Application (continued)

	PARAMETER	NOTES AND CONDITIONS	MIN	NOM	MAX	UNIT
V _{OVP}	Output OVP	I _{OUT} = Min to Max		5.75		V
	Transient Response					
$V_{O\Delta}$	Load Step ($V_0 = 4.1 \text{ V to } 6 \text{ V}$)	(0.1 to 0.6 A) or (0.6 to 0.1 A) $V_{O\Delta} = 0.9$ V for C _{OUT} calculation in applications section	4.1	5	6	A
SYSTEM	MS CHARACTERISTICS				L.	
	Switching Frequency				90	kHz
η	Full Load Efficiency (115/230 V RMS Input)	I _O = 1 A	74%		76%	

Table 1. Design Parameters (continued)

9.2.2 Detailed Design Procedure

9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the UCC28710 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.2.2 Stand-by Power Estimate

Assuming no-load stand-by power is a critical design parameter, determine estimated no-load power based on target converter maximum switching frequency and output power rating.

The following equation estimates the stand-by power of the converter.

$$P_{SB_CONV} = \frac{P_{OUT} \times f_{MIN}}{\eta_{SB} \times K_{AM}^2 \times f_{MAX}}$$
(7)

For a typical USB charger application, the bias power during no-load is approximately 2.5 mW. This is based on 25-V VDD and 100- μ A bias current. The output preload resistor can be estimated by V_{OCV} and the difference in the converter stand-by power and the bias power. The equation for output preload resistance accounts for bias power estimated at 2.5 mW.

$$R_{PL} = \frac{V_{OCV}^2}{P_{SB_CONV} - 2.5 \text{ mW}}$$
(8)

The capacitor bulk voltage for the loss estimation is the highest voltage for the stand-by power measurement, typically 325 $V_{\text{DC}}.$

For the total stand-by power estimation add an estimated 2.5 mW for snubber loss to the converter stand-by power loss.

$$P_{SB} = P_{SB}_{CONV} + 2.5 \,\mathrm{mW}$$

(9)



9.2.2.3 Input Bulk Capacitance and Minimum Bulk Voltage

Determine the minimum voltage on the input capacitance, C_{B1} and C_{B2} total, in order to determine the maximum Np to Ns turns ratio of the transformer. The input power of the converter based on target full-load efficiency, minimum input RMS voltage, and minimum AC input frequency are used to determine the input capacitance requirement.

Maximum input power is determined based on V_{OCV} , I_{OCC} , and the full-load efficiency target.

$$P_{IN} = \frac{V_{OCV} \times I_{OCC}}{\eta}$$
(10)

The below equation provides an accurate solution for input capacitance based on a target minimum bulk capacitor voltage. To target a given input capacitance value, iterate the minimum capacitor voltage to achieve the target capacitance.

$$C_{BULK} = \frac{2P_{IN} \times \left(0.25 + \frac{1}{2\Pi} \times \arcsin\left(\frac{V_{BULK(min)}}{\sqrt{2} \times V_{IN(min)}}\right)\right)}{\left(2V_{IN(min)}^2 - V_{BULK(min)}^2\right) \times f_{LINE}}$$
(11)

9.2.2.4 Transformer Turns Ratio, Inductance, Primary-Peak Current

The maximum primary-to-secondary turns ratio can be determined by the target maximum switching frequency at full load, the minimum input capacitor bulk voltage, and the estimated DCM resonant time.

Initially determine the maximum available total duty cycle of the on time and secondary conduction time based on target switching frequency and DCM resonant time. For DCM resonant time, assume 500 kHz if you do not have an estimate from previous designs. For the transition mode operation limit, the period required from the end of secondary current conduction to the first valley of the V_{DS} voltage is $\frac{1}{2}$ of the DCM resonant period, or 1 µs assuming 500-kHz resonant frequency. D_{MAX} can be determined using the equation below.

$$D_{MAX} = 1 - \left(\frac{t_R}{2} \times f_{MAX}\right) - D_{MAGCC}$$
(12)

Once D_{MAX} is known, the maximum turns ratio of the primary to secondary can be determined with the equation below. D_{MAGCC} is defined as the secondary diode conduction duty cycle during constant-current, CC, operation. It is set internally by the UCC2871x family at 0.425. The total voltage on the secondary winding needs to be determined; which is the sum of V_{OCV}, the secondary rectifier V_F, and the cable compensation voltage (V_{OCBC}). For the 5-V USB charger applications, a turns ratio range of 13 to 15 is typically used.

$$N_{PS(max)} = \frac{D_{MAX} \times V_{BULK(min)}}{D_{MAGCC} \times (V_{OCV} + V_F + V_{OCBC})}$$
(13)

Once an optimum turns ratio is determined from a detailed transformer design, use this ratio for the following parameters.

The UCC2871x family constant-current regulation is achieved by maintaining a maximum D_{MAG} duty cycle of 0.425 at the maximum primary current setting. The transformer turns ratio and constant-current regulating voltage determine the current sense resistor for a target constant current.

Since not all of the energy stored in the transformer is transferred to the secondary, a transformer efficiency term is included. This efficiency number includes the core and winding losses, leakage inductance ratio, and bias power ratio to rated output power. For a 5-V, 1-A charger example, bias power of 1.5% is a good estimate. An overall transformer efficiency of 0.9 is a good estimate to include 3.5% leakage inductance, 5% core and winding loss, and 1.5% bias power.

$$R_{CS} = \frac{V_{CCR} \times N_{PS}}{2I_{OCC}} \times \sqrt{\eta_{XFMR}}$$

The primary transformer inductance can be calculated using the standard energy storage equation for flyback transformers. Primary current, maximum switching frequency and output and transformer power losses are included in the equation below. Initially determine transformer primary current.

Primary current is simply the maximum current sense threshold divided by the current sense resistance.

(14)



$$I_{PP(max)} = \frac{V_{CST(max)}}{R_{CS}}$$

$$L_{P} = \frac{2(V_{OCV} + V_{F} + V_{OCBC}) \times I_{OCC}}{\eta_{XFMR} \times I_{PP(max)}^{2} \times f_{MAX}}$$
(16)

The secondary winding to auxiliary winding transformer turns ratio (NAS) is determined by the lowest target operating output voltage in constant-current regulation and the VDD UVLO of the UCC2871x family. There is additional energy supplied to VDD from the transformer leakage inductance energy which allows a lower turns ratio to be used in many designs.

$$N_{AS} = \frac{V_{DD(off)} + V_{FA}}{V_{OCC} + V_{F}}$$
(17)

9.2.2.5 Transformer Parameter Verification

The transformer turns ratio selected affects the MOSFET V_{DS} and secondary rectifier reverse voltage so these should be reviewed. The UCC2871x family does require a minimum on time of the MOSFET (t_{ON}) and minimum D_{MAG} time (t_{DMAG}) of the secondary rectifier in the high line, minimum load condition. The selection of f_{MAX}, L_P and R_{CS} affects the minimum t_{ON} and t_{DMAG}.

The secondary rectifier and MOSFET voltage stress can be determined by the equations below.

$$V_{\text{REV}} = \frac{V_{\text{IN}(\text{max})} \times \sqrt{2}}{N_{\text{PS}}} + V_{\text{OCV}} + V_{\text{OCBC}}$$
(18)

For the MOSFET V_{DS} voltage stress, an estimated leakage inductance voltage spike (V_{LK}) needs to be included.

$$V_{\text{DSPK}} = \left(V_{\text{IN}(\text{max})} \times \sqrt{2}\right) + \left(V_{\text{OCV}} + V_{\text{F}} + V_{\text{OCBC}}\right) \times N_{\text{PS}} + V_{\text{LK}}$$
(19)

Equation 20 and Equation 21 are used to determine if the minimum t_{ON} target of 300 ns and minimum t_{DMAG} target of 1.2 µs is achieved.

$$t_{ON(min)} = \frac{L_{P}}{V_{IN(max)} \times \sqrt{2}} \times \frac{I_{PP(max)} \times V_{CST(min)}}{V_{CST(max)}}$$

$$t_{DMAG(min)} = \frac{t_{ON} \times V_{IN(max)} \times \sqrt{2}}{N_{IN(max)} \times \sqrt{2}}$$
(20)

$$N_{PS} \times (V_{OCV} + V_F)$$
(21)

9.2.2.6 Output Capacitance

The output capacitance value is typically determined by the transient response requirement from no-load. For example, in some USB charger applications there is a requirement to maintain a minimum V₀ of 4.1 V with a load-step transient of 0 mA to 500 mA. The equation below assumes that the switching frequency can be at the UCC2871x family's minimum of f_{SW(min)}.

$$C_{OUT} = \frac{I_{TRAN} \left(\frac{1}{f_{SW(min)}} + 150 \ \mu s \right)}{V_{O\Delta}}$$
(22)

Another consideration of the output capacitor(s) is the ripple voltage requirement which is reviewed based on secondary peak current and ESR. A margin of 20% is added to the capacitor ESR requirement in the equation below. **١** ~ ~

$$\mathsf{R}_{\mathsf{ESR}} = \frac{\mathsf{V}_{\mathsf{R}\mathsf{IPPLE}} \times 0.8}{\mathsf{I}_{\mathsf{PP}(\mathsf{max})} \times \mathsf{N}_{\mathsf{PS}}} \tag{23}$$

ISTRUMENTS

www.ti.com.cn



9.2.2.7 VDD Capacitance, C_{DD}

The capacitance on VDD needs to supply the device operating current until the output of the converter reaches the target minimum operating voltage in constant-current regulation. At this time the auxiliary winding can sustain the voltage to the UCC2871x family. The total output current available to the load and to charge the output capacitors is the constant-current regulation target. The equation below assumes the output current of the flyback is available to charge the output capacitance until the minimum output voltage is achieved. There is an estimated 1 mA of gate-drive current in the equation and 1 V of margin added to VDD.

$$C_{DD} = \frac{\left(I_{RUN} + 1 \text{ mA}\right) \times \frac{C_{OUT} \times V_{OCC}}{I_{OCC}}}{\left(V_{DD(on)} - V_{DD(off)}\right) - 1 \text{ V}}$$
(24)

9.2.2.8 VS Resistor Divider, Line Compensation, and Cable Compensation

The VS divider resistors determine the output voltage regulation point of the flyback converter, also the high-side divider resistor (R_{S1}) determines the line voltage at which the controller enables continuous DRV operation. R_{S1} is initially determined based on transformer auxiliary to primary turns ratio and desired input voltage operating threshold.

$$R_{S1} = \frac{V_{IN(run)} \times \sqrt{2}}{N_{PA} \times I_{VSL(run)}}$$
(25)

The low-side VS pin resistor is selected based on desired Vo regulation voltage.

$$R_{S2} = \frac{R_{S1} \times V_{VSR}}{N_{AS} \times (V_{OCV} + V_F) - V_{VSR}}$$
(26)

The UCC2871x family can maintain tight constant-current regulation over input line by utilizing the line compensation feature. The line compensation resistor (R_{LC}) value is determined by current flowing in R_{S1} and expected gate drive and MOSFET turnoff delay. Assume a 50-ns internal delay in the UCC2871x family.

$$R_{LC} = \frac{K_{LC} \times R_{S1} \times R_{CS} \times t_D \times N_{PA}}{L_P}$$
(27)

On the UCC28710, which has adjustable cable compensation, the resistance for the desired compensation level at the output terminals can be determined using Equation 28.

$$\mathsf{R}_{\mathsf{CBC}} = \frac{\mathsf{V}_{\mathsf{CBC}(\mathsf{max})} \times 3 \,\mathsf{k}\Omega \times (\mathsf{V}_{\mathsf{OCV}} + \mathsf{V}_{\mathsf{F}})}{\mathsf{V}_{\mathsf{VSR}} \times \mathsf{V}_{\mathsf{OCBC}}} - 28 \,\mathsf{k}\Omega \tag{28}$$

9.2.3 Application Curves



TEXAS INSTRUMENTS

UCC28710, UCC28711, UCC28712, UCC28713

ZHCSAH7C-NOVEMBER 2012-REVISED JUNE 2017

www.ti.com.cn





10 Power Supply Recommendations

The UCC2871x family is intended for AC/DC adapters and chargers with input voltage range of 85 $V_{AC(rms)}$ to 265 $V_{AC(rms)}$ using Flyback topology. It can be used in other applications and converter topologies with different input voltages. Be sure that all voltages and currents are within the recommended operating conditions and absolute maximum ratings of the device. To maintain output current regulation over the entire input voltage range, design the converter to operate close to f_{MAX} when in full-load conditions. To improve thermal performance increase the copper area connected to GND pins.

11 Layout

11.1 Layout Guidelines

- High frequency bypass Capacitor C5 should be placed across Pin 1 and 4 as close as you can get it to the pins.
- Resistor R4 and C5 form a low pass filter and the connection of R4 and C5 should be as close to the VDD pin as possible.
- The VS pin controls the output voltage through the transformer turns ratio and the voltage divider of R5 and R11. Note the trace length between the R5, R11 and VS pin should be as short as possible to reduce or eliminate possible EMI coupling.
- Note the IC ground and power ground should meet at the bulk capacitor's (C6 and C7) return. Try to ensure that high frequency/high current from the power stage does not go through the signal ground.
 - The high frequency/high current path that you need to be cautious of on the primary is C7 +, T1 (P5, P3), Q1d, Q1s, R8 to the return of C6 and C7. Try to keep all high current loops as short as possible.
- Try to keep all high current loops as short as possible.
- Keep all high current/high frequency traces away from or perpendicular to other traces in the design.
- Traces on the voltage clamp formed by D1, R2, D3 and C2 as short as possible.
- C6 return needs to be as close to the bulk capacitor supply as possible. This reduces the magnitude of dv/dt caused by large di/dt.
- Avoid mounting semiconductors under magnetics.



UCC28710, UCC28711, UCC28712, UCC28713

ZHCSAH7C-NOVEMBER 2012-REVISED JUNE 2017

No value means not populated.



Figure 29. 5-W USB Adapter Schematic



11.2 Layout Example



Figure 30. Layout Example Schematic

TEXAS INSTRUMENTS

www.ti.com.cn

12 器件和文档支持

12.1 器件支持

12.1.1 开发支持

有关设计工具,请参阅 UCC2871x 计算器、UCC2871x PSpice 瞬态模型、UCC2871x TINA-TI 瞬态 Spice 模型和 UCC2871x TINA-TI 瞬态参考设计。

12.1.1.1 使用 WEBENCH® 工具创建定制设计方案

请单击此处,通过 WEBENCH® 电源设计器使用 UCC28710 器件创建定制的设计方案。

- 1. 在开始阶段键入输出电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
- 2. 使用优化器拨盘优化关键设计参数,如效率、封装和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com/WEBENCH。

12.1.2 器件命名规则

12.1.2.1 电容术语(以法拉为单位)

- **C_{BULK}: C**B1 和 cB2 的总输入电容。
- C_{DD}: VDD 引脚上所需的最小电容。
- **C**out: 所需的最小输出电容。

12.1.2.2 占空比术语

- D_{MAGCC}: CC 中的二次侧二极管导通占空比, 0.425。
- **D**MAX: MOSFET 导通时间占空比。

12.1.2.3 频率术语(以赫兹为单位)

- f_{LINE}:最小线路频率。
- f_{MAX}:转换器的目标满载最大开关频率。
- f_{MIN}:转换器的最小开关频率,为器件的 f_{SW(min)}限值增加 15% 裕度。
- f_{SW(min)}:最小开关频率(请参阅*Electrical Characteristics*)。

12.1.2.4 电流术语(以安培为单位)

- locc: 转换器目标恒流输出。
- **I_{PP(max)}**: 变压器一次侧最大电流。
- **I_{START}**: 启动偏置电源电流(请参阅*Electrical Characteristics*)。
- **I_{TRAN}**:所需的正负载阶跃电流。
- I_{VSL(run)}: VS 引脚运行电流(请参阅 Electrical Characteristics)。

12.1.2.5 电流和电压调节术语

- K_{AM}:最大/最小峰值初级电流比率(请参阅 Electrical Characteristics)。
- K_{LC}: 电流调节常量(请参阅*Electrical Characteristics*)。

12.1.2.6 变压器术语

• Lp: 变压器一次侧电感。



器件支持 (接下页)

- N_{AS}: 变压器辅助侧与二次侧的匝数比。
- N_{PA}: 变压器一次侧与辅助侧的匝数比。
- N_{PS}: 变压器一次侧与二次侧的匝数比。

12.1.2.7 功率术语(以瓦特为单位)

- **P**_{IN}: 转换器的最大输入功率。
- Pout: 转换器的满载输出功率。
- **P_{RSTR}:** VDD 启动电阻的功耗。
- **P_{SB}**: 总待机功耗。
- P_{SB CONV}: P_{SB}与启动电阻和缓冲器损耗的差值。

12.1.2.8 电阻术语 (以 Ω 为单位)

- R_{cs}: 一次侧电流编程电阻。
- R_{ESR}: 输出电容器的总 ESR。
- **R_{PL}**:转换器输出端的预载电阻。
- **R_{s1}:** 高侧 VS 引脚电阻。
- **R_{s2}:** 低侧 VS 引脚电阻。

12.1.2.9 时间术语(以秒为单位)

- tp: 包括 MOSFET 关断延迟在内的电流感测延迟;在 MOSFET 延迟基础上增加 50ns。
- **T_{DMAG(min)}**:次级整流器的最短导通时间。
- t_{oN(min)}: 最短 MOSFET 导通时间。
- t_R: DCM (断续导通模式) 期间的谐振频率。

12.1.2.10 电压术语 (以伏特为单位)

- VBLK: 用于待机功耗测量的大容量电容最高电压。
- **V**BULK (最小值): 满功率条件下 CB1 和 CB2 的最低电压。
- V_{OCBC}: 输出引脚的目标电缆补偿电压。
- V_{CBC(max)}:最大转换器输出电流条件下 CBC 引脚的最大电压(请参阅 Electrical Characteristics)。
- V_{CCR}: 恒流调节电压(请参阅*Electrical Characteristics*)。
- V_{CST(max)}: CS 引脚最大电流感测阈值(请参阅 Electrical Characteristics)。
- V_{CST(min)}: CS 引脚最小电流感测阈值(请参阅 Electrical Characteristics)。
- V_{DD(off)}: UVLO 关断电压(请参阅 *Electrical Characteristics*)。
- V_{DD(on)}: UVLO 开启电压(请参阅*Electrical Characteristics*)。
- Voi: 负载阶跃瞬态期间允许的输出压降。
- VDSPK: 高压线路中的峰值 MOSFET 漏极-源极电压。
- V_F: 电流接近零时的二次侧整流器正向压降。
- VFA: 辅助整流器正向压降。
- V_{LK}:估计的漏感能量复位电压。
- Vocv: 经稳压的转换器输出电压。
- Vocc: 恒流稳压条件下的最低目标转换器输出电压。
- V_{REV}: 二次侧整流器的峰值反向电压。
- V_{RIPPLE}: 满载条件下的输出峰峰值纹波电压。
- V_{VSR}: VS 输入处的 CV 调节电平(请参阅 Electrical Characteristics)。

12.1.2.11 交流电压术语(以 V_{RMS} 为单位)

- V_{IN(max)}:转换器的最大输入电压。
- V_{IN(min)}:转换器的最小输入电压。
- V_{IN(min)}:转换器的输入启动(运行)电压。

器件支持(接下页)

12.1.2.12 效率术语

- **η_{SB}**: 无载条件下估算的转换器效率,其中不包括启动电阻或偏置损耗。对于 5V USB 充电器应用而言,60% 到 65% 是很好的初步估算值。
- η:转换器总体效率。
- **η**XFMR: 变压器一次侧与二次侧之间的功率传输效率。

12.2 文档支持

12.2.1 相关文档

请参阅如下相关文档:

- 《在缓冲电路中选择使用标准恢复二极管或超快恢复二极管》
- 《低功率交流/直流转换器面临的控制挑战》
- 《TI PSR 控制器疑难解答》
- 《采用 UCC28711 EVM-160 的评估模块》
- 《用于确定绝缘电阻的泄漏电流测量参考设计》
- 《用于伺服驱动器的 100V/200V 交流输入 30W 反激式隔离型电源参考设计》

12.2.2 相关链接

下面的表格列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速链接。

器件	产品文件夹	立即订购	技术文档	工具和软件	支持和社区
UCC28710	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
UCC28711	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
UCC28712	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
UCC28713	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

表 2. 相关链接

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。请单击右上角的通知我进行注册,即可收到任意产品 信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **7I 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.5 商标

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损 伤。



12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不 会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参见左侧的导航栏。



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Draning		<i></i>	(2)	(6)	(3)		(4/5)	
UCC28710D	ACTIVE	SOIC	D	7	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28710	Samples
UCC28710DR	ACTIVE	SOIC	D	7	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28710	Samples
UCC28711D	ACTIVE	SOIC	D	7	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28711	Samples
UCC28711DR	ACTIVE	SOIC	D	7	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28711	Samples
UCC28712D	ACTIVE	SOIC	D	7	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28712	Samples
UCC28712DR	ACTIVE	SOIC	D	7	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28712	Samples
UCC28713D	ACTIVE	SOIC	D	7	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28713	Samples
UCC28713DR	ACTIVE	SOIC	D	7	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28713	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC28710DR	SOIC	D	7	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28711DR	SOIC	D	7	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28712DR	SOIC	D	7	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28713DR	SOIC	D	7	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Nov-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC28710DR	SOIC	D	7	2500	853.0	449.0	35.0
UCC28711DR	SOIC	D	7	2500	853.0	449.0	35.0
UCC28712DR	SOIC	D	7	2500	853.0	449.0	35.0
UCC28713DR	SOIC	D	7	2500	853.0	449.0	35.0

D0007A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0007A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0007A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司