



TXS0206A SD 卡电压转换收发器

1 特性

- 电平转换器
 - 1.1V 至 3.6V 的 V_{CCA} 和 V_{CCB} 范围
 - 短暂传播延迟（在 1.8V 和 3V 之间转换时达到最大值 4.4ns）
- 静电放电 (ESD) 保护性能超过 JESD 22 规范要求
 - 2500V 人体放电模式 (A114-B)
 - 250V 机器放电模式 (A115-A)
 - 1500V 组件充电模式 (C101)

2 应用范围

- 移动电话
- 平板电脑
- 笔记本电脑
- 超极本

3 说明

TXS0206A 是一款用于实现微控制器与多媒体卡 (MMC)、安全数字 (SD) 卡、和 Memory Stick™ 卡接口相连的电平转换器。

电压电平转换器具有两个电源电压引脚。 V_{CCA} 和 V_{CCB} 均支持完整电压范围，即 1.1V 至 3.6V。TXS0206A 使得系统设计人员能够轻松将应用处理器或数字基带连接至由不同 I/O 电压供电运行的存储卡和 SDIO 外设。


TXS0206A 采用 20 锡球凸块的晶圆级芯片封装 (WCSP)。这个封装的尺寸为 1.96mm x 1.56mm，同时为了有效节省板上空间，焊球间距为 0.4mm。内存卡广泛应用于手机、掌上电脑 (PDA)、数码相机、个人媒体播放器、摄像放像机、机顶盒等设备上。TXS0206A 同时拥有低静态功耗和小封装尺寸特性，因此成为上述应用的理想选择。

器件信息⁽¹⁾

器件型号	封装	封装尺寸
TXS0206A	DSBGA (20)	1.96mm x 1.56mm

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。

应用示例



目录

1	特性	1	7	Parameter Measurement Information	15
2	应用范围	1	8	Detailed Description	16
3	说明	1	8.1	Overview	16
4	修订历史记录	2	8.2	Functional Block Diagram	16
5	Pin Configuration and Functions	3	8.3	Feature Description	17
6	Specifications	4	8.4	Device Functional Modes	18
6.1	Absolute Maximum Ratings	4	9	Application and Implementation	19
6.2	ESD Ratings	4	9.1	Application Information	19
6.3	Recommended Operating Conditions	5	9.2	Typical Application	19
6.4	Thermal Information	6	9.3	System Examples	21
6.5	Electrical Characteristics	6	10	Power Supply Recommendations	22
6.6	Timing Requirements— $V_{CCA} = 1.2\text{ V} \pm 0.1\text{ V}$	7	11	Layout	22
6.7	Timing Requirements— $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$	8	11.1	Layout Guidelines	22
6.8	Timing Requirements— $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$	8	11.2	Layout Example	23
6.9	Switching Characteristics— $V_{CCA} = 1.2\text{ V} \pm 0.1\text{ V}$	9	12	器件和文档支持	24
6.10	Switching Characteristics— $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$	10	12.1	文档支持	24
6.11	Switching Characteristics— $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$..	11	12.2	社区资源	24
6.12	Operating Characteristics — $V_{CCA} = 1.2\text{ V}$	12	12.3	商标	24
6.13	Operating Characteristics — $V_{CCA} = 1.8\text{ V}$	13	12.4	静电放电警告	24
6.14	Operating Characteristics — $V_{CCA} = 3.3\text{ V}$	13	12.5	Glossary	24
6.15	Typical Characteristics	14	13	机械、封装和可订购信息	24

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。


Changes from Revision A (May 2012) to Revision B

Page

• 已添加器件信息表，ESD 额定值表，特性 描述 部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分	1
• 已删除订购信息。请参见数据表末尾的 POA	1

5 Pin Configuration and Functions

**YFP Package
20-Pin DSBGA
Top View**



Pin Assignments

	1	2	3	4
A	DAT2A	V _{CCA}	WP	DAT2B
B	DAT3A	CD	V _{CCB}	DAT3B
C	CMDA	GND	GND	CMDB
D	DAT0A	CLKA	CLKB	DAT0B
E	DAT1A	CLK-f	EN	DAT1B

Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
A1	DAT2A	I/O	Data bit 2 connected to host. Referenced to V _{CCA} . Includes a 40-kΩ pullup resistor to V _{CCA} .
A2	V _{CCA}	Pwr	A-port supply voltage. V _{CCA} powers all A-port I/Os and control inputs.
A3	WP	O	Connected to write protect on the mechanical connector. The WP pin has an internal 100-kΩ (± 30%) pullup resistor to V _{CCA} . Leave unconnected if not used.
A4	DAT2B	I/O	Data bit 2 connected to memory card. Referenced to V _{CCB} . Includes a 40-kΩ pullup resistor to V _{CCB} .
B1	DAT3A	I/O	Data bit 3 connected to host. Referenced to V _{CCA} . Includes a 40-kΩ pullup resistor to V _{CCA} .
B2	CD	O	Connected to card detect on the mechanical connector. The CD pin has an internal 100-kΩ (± 30%) pullup resistor to V _{CCA} . Leave unconnected if not used.
B3	V _{CCB}	Pwr	B-port supply voltage. V _{CCB} powers all B-port I/Os.
B4	DAT3B	I/O	Data bit 3 connected to memory card. Referenced to V _{CCB} . Includes a 40-kΩ pullup resistor to V _{CCB} .
C1	CMDA	I/O	Command bit connected to host. Referenced to V _{CCA} . Includes a 40-kΩ pullup resistor to V _{CCA} .
C2	GND	—	Ground
C3	GND	—	Ground
C4	CMDB	I/O	Command bit connected to memory card. Referenced to V _{CCB} . Includes a 40-kΩ pullup resistor to V _{CCB} .
D1	DAT0A	I/O	Data bit 0 connected to host. Referenced to V _{CCA} . Includes a 40-kΩ pullup resistor to V _{CCA} .
D2	CLKA	I	Clock signal connected to host. Referenced to V _{CCA} .
D3	CLKB	O	Clock signal connected to memory card. Referenced to V _{CCB} .
D4	DAT0B	I/O	Data bit 0 connected to memory card. Referenced to V _{CCB} . Includes a 40-kΩ pullup resistor to V _{CCB} .
E1	DAT1A	I/O	Data bit 1 connected to host. Referenced to V _{CCA} . Includes a 40-kΩ pullup resistor to V _{CCA} .
E2	CLK-f	O	Clock feedback to host for resynchronizing data to a processor. Leave unconnected if not used.
E3	EN	I	Enable/disable control. Pull EN low to place all outputs in Hi-Z state. Referenced to V _{CCA} .
E4	DAT1B	I/O	Data bit 1 connected to memory card. Referenced to V _{CCB} . Includes a 40-kΩ pullup resistor to V _{CCB} .

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CCA}	Supply voltage, A-Port		−0.5	4.6	V
V_{CCB}	Supply voltage, B-Port		−0.5	4.6	V
V_I	Input voltage	I/O ports (A port)	−0.5	4.6	V
		I/O ports (B port)	−0.5	4.6	
		Control inputs	−0.5	4.6	
V_O	Voltage range applied to any output in the high-impedance or power-off state	A port	−0.5	4.6	V
		B port	−0.5	4.6	
V_O	Voltage range applied to any output in the high or low state	A port	−0.5	4.6	V
		B port	−0.5	4.6	
I_{IK}	Input clamp current	$V_I < 0$		−50	mA
I_{OK}	Output clamp current	$V_O < 0$		−50	mA
I_O	Continuous output current			±50	mA
	Continuous current through V_{CCA} or GND			±100	mA
T_{stg}	Storage temperature		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500
		Machine model (MM)	±250

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See⁽¹⁾

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				1.1	3.6	V
V _{CCB}	Supply voltage				1.1	3.6	V
V _{IH}	High-level input voltage	A-Port CMD and DATA I/Os	1.1 V to 1.95 V	1.1 V to 1.95 V	V _{CCI} – 0.2	V _{CCI}	V
		B-Port CMD and DATA I/Os	1.95 V to 3.6 V	1.95 V to 3.6 V			
		EN and CLKA	1.1 V to 3.6 V	1.1 V to 3.6 V	V _{CCI} × 0.65	V _{CCI}	
V _{IL}	Low-level input voltage	A-Port CMD and DATA I/Os	1.1 V to 1.95 V	1.1 V to 1.95 V	0	0.15	V
		B-Port CMD and DATA I/Os	1.95 V to 3.6 V	1.95 V to 3.6 V			
		EN and CLKA	1.1 V to 3.6 V	1.1 V to 3.6 V	0	V _{CCI} × 0.35	
V _O	Output voltage	Active state			0	V _{CCO}	V
		3-state			0	3.6	
I _{OH}	High-level output current (CLK-f output)		1.1 V to 3.6 V	1.1 V to 3.6 V		–100	μA
			1.1 V to 1.3 V			–0.5	mA
			1.4 V to 1.6 V			–1	
			1.65 V to 1.95 V			–2	
			2.3 V to 2.7 V			–4	
			3 V to 3.6 V			–8	
I _{OL}	Low-level output current (CLK-f output)		1.1 V to 3.6 V	1.1 V to 3.6 V		100	μA
			1.1 V to 1.3 V			0.5	mA
			1.4 V to 1.6 V			1	
			1.65 V to 1.95 V			2	
			2.3 V to 2.7 V			4	
			3 V to 3.6 V			8	
I _{OH}	High-level output current (CLK output)		1.1 V to 3.6 V	1.1 V to 3.6 V		–100	μA
				1.1 V to 1.3 V		–0.5	mA
				1.4 V to 1.6 V		–1	
				1.65 V to 1.95 V		–2	
				2.3 V to 2.7 V		–4	
				3 V to 3.6 V		–8	
I _{OL}	Low-level output current (CLK output)		1.1 V to 3.6 V	1.1 V to 3.6 V		100	μA
				1.1 V to 1.3 V		0.5	mA
				1.4 V to 1.6 V		1	
				1.65 V to 1.95 V		2	
				2.3 V to 2.7 V		4	
				3 V to 3.6 V		8	
Δt/Δv	Input transition rise or fall rate					5	ns/V
T _A	Operating free-air temperature				–40	85	°C

(1) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, [SCBA004](#).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TXS0206A	UNIT
		YFP (DSBGA)	
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	71.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	0.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	10.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	10.4	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	A port (CLK-f output)	I _{OH} = –100 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	V _{CCA} × 0.8			V
		I _{OH} = –0.5 mA	1.1 V	1.65 V to 3.6 V	0.8			
		I _{OH} = –1 mA	1.4 V	1.65 V to 3.6 V	1.05			
		I _{OH} = –2 mA	1.65 V	1.65 V to 3.6 V	1.2			
		I _{OH} = –4 mA	2.3 V	1.65 V to 3.6 V	1.75			
		I _{OH} = –8 mA	3 V	1.65 V to 3.6 V	2.3			
	A port (DAT and CMD outputs)	I _{OH} = –20 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	V _{CCA} × 0.8			
V _{OL}	A port (CLK-f output)	I _{OL} = 100 μA	1.1 V to 3.6 V	1.65 V to 3.6 V			V _{CCA} × 0.2	V
		I _{OL} = 0.5 mA	1.1 V	1.65 V to 3.6 V			0.35	
		I _{OL} = 1 mA	1.4 V	1.65 V to 3.6 V			0.35	
		I _{OL} = 2 mA	1.65 V	1.65 V to 3.6 V			0.45	
		I _{OL} = 4 mA	2.3 V	1.65 V to 3.6 V			0.55	
		I _{OL} = 8 mA	3 V	1.65 V to 3.6 V			0.7	
	A port (DAT and CMD outputs)	I _{OL} = 135 μA	1.1 V	1.65 V to 3.6 V			0.4	V
		I _{OL} = 180 μA	1.4 V	1.65 V to 3.6 V			0.4	
		I _{OL} = 220 μA	1.65 V	1.65 V to 3.6 V			0.4	
		I _{OL} = 300 μA	2.3 V	1.65 V to 3.6 V			0.4	
		I _{OL} = 400 μA	3 V	1.65 V to 3.6 V			0.55	
V _{OH}	B port (CLK output)	I _{OH} = –100 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	V _{CCB} × 0.8			V
		I _{OH} = –2 mA	1.1 V to 3.6 V	1.65 V	1.2			
		I _{OH} = –4 mA	1.1 V to 3.6 V	2.3 V	1.75			
		I _{OH} = –8 mA	1.1 V to 3.6 V	3 V	2.3			
	B port (DAT output)	I _{OH} = –20 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	V _{CCB} × 0.8			

(1) All typical values are at T_A = 25°C.

Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OL}	B port	I _{OL} = 100 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	V _{CCB} × 0.2			V
		I _{OL} = 2 mA	1.1 V to 3.6 V	1.65 V	0.45			
		I _{OL} = 4 mA	1.1 V to 3.6 V	2.3 V	0.55			
		I _{OL} = 8 mA	1.1 V to 3.6 V	3 V	0.7			
	B port (DAT output)	I _{OL} = 135 μA	1.1 V to 3.6 V	1.65 V to 3.6 V	0.4		V	
		I _{OL} = 220 μA	1.1 V to 3.6 V	1.65 V	0.4			
		I _{OL} = 300 μA	1.1 V to 3.6 V	2.3 V	0.4			
		I _{OL} = 300 μA	1.1 V to 3.6 V	3 V	0.55			
I _I	Control inputs	V _I = V _{CCA} or GND	1.1 V to 3.6 V	1.65 V to 3.6 V	±1		μA	
I _{CCA}	A port	V _I = V _{CCI} , I _O = 0	1.1 V to 3.6 V	1.65 V to 3.6 V	7		μA	
I _{CCB}	B port	V _I = V _{CCI} , I _O = 0	1.1 V to 3.6 V	1.65 V to 3.6 V	11		μA	
C _{io}	A port				5.5	6.5	pF	
	B port				7	9.5		
C _i	Control inputs	V _I = V _{CCA} or GND			3.5	4.5	pF	
	Clock input	V _I = V _{CCA} or GND			3	4		

6.6 Timing Requirements—V_{CCA} = 1.2 V ± 0.1 V

over recommended operating free-air temperature range (unless otherwise noted)

			V _{CC}	MIN	MAX	UNIT
Data rate	Command	Push-pull driving	V _{CCB} = 1.8 V ± 0.15 V	40		Mbps
			V _{CCB} = 3.3 V ± 0.3 V	40		
		Open-drain driving	V _{CCB} = 1.8 V ± 0.15 V	1		
			V _{CCB} = 3.3 V ± 0.3 V	1		
	Clock	Push-pull driving	V _{CCB} = 1.8 V ± 0.15 V	40		MHz
			V _{CCB} = 3.3 V ± 0.3 V	40		
	Data		V _{CCB} = 1.8 V ± 0.15 V	40		Mbps
			V _{CCB} = 3.3 V ± 0.3 V	40		
t _w	Command	Push-pull driving	V _{CCB} = 1.8 V ± 0.15 V	25		ns
			V _{CCB} = 3.3 V ± 0.3 V	25		
		Open-drain driving	V _{CCB} = 1.8 V ± 0.15 V	1		μs
			V _{CCB} = 3.3 V ± 0.3 V	1		
	Clock	Push-pull driving	V _{CCB} = 1.8 V ± 0.15 V	10		ns
			V _{CCB} = 3.3 V ± 0.3 V	8.3		
	Data		V _{CCB} = 1.8 V ± 0.15 V	25		ns
			V _{CCB} = 3.3 V ± 0.3 V	25		

6.7 Timing Requirements— $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$

over recommended operating free-air temperature range (unless otherwise noted)

			V_{CC}	MIN	MAX	UNIT
Data rate	Command	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		60	Mbps
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		60	
		Open-drain driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		1	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		1	
	Clock	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		60	MHz
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		60	
	Data	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		60	Mbps
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		60	
t_w Pulse duration	Command	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	17		ns
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	17		
		Open-drain driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1		μs
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1		
	Clock	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	8.3		ns
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	8.3		
	Data	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	17		ns
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	17		

6.8 Timing Requirements— $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range (unless otherwise noted)

			V_{CC}	MIN	MAX	UNIT
Data rate	Command	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		60	Mbps
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		60	
		Open-drain driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		1	
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		1	
	Clock	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		55	MHz
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		55	
	Data	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		60	Mbps
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		60	
t_w Pulse duration	Command	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	17		ns
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	17		
		Open-drain driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	1		μs
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	1		
	Clock	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	9		ns
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	9		
	Data	Push-pull driving	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$	17		ns
			$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$	17		

6.9 Switching Characteristics— $V_{CCA} = 1.2 \text{ V} \pm 0.1 \text{ V}$

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	MIN	MAX	UNIT
t _{pd}	CMDA	CMDB	V _{CCB} = 1.8 V ± 0.15 V		5.7	ns
			V _{CCB} = 3.3 V ± 0.3 V		4.4	
	CMDB	CMDA	V _{CCB} = 1.8 V ± 0.15 V		6.7	
			V _{CCB} = 3.3 V ± 0.3 V		5.8	
	CLKA	CLKB	V _{CCB} = 1.8 V ± 0.15 V		6.2	
			V _{CCB} = 3.3 V ± 0.3 V		4.5	
	DATxA	DATxB	V _{CCB} = 1.8 V ± 0.15 V		7.6	
			V _{CCB} = 3.3 V ± 0.3 V		7.5	
	DATxB	DATxA	V _{CCB} = 1.8 V ± 0.15 V		6.3	
			V _{CCB} = 3.3 V ± 0.3 V		4.6	
CLKA	CLK-f	V _{CCB} = 1.8 V ± 0.15 V		12		
		V _{CCB} = 3.3 V ± 0.3 V		7.9		
t _{en}	EN	B-port	V _{CCB} = 1.8 V ± 0.15 V		1	μs
			V _{CCB} = 3.3 V ± 0.3 V		1	
	EN	A-port	V _{CCB} = 1.8 V ± 0.15 V		1	
			V _{CCB} = 3.3 V ± 0.3 V		1	
t _{dis}	EN	B-port	V _{CCB} = 1.8 V ± 0.15 V		412	ns
			V _{CCB} = 3.3 V ± 0.3 V		363	
	EN	A-port	V _{CCB} = 1.8 V ± 0.15 V		423	
			V _{CCB} = 3.3 V ± 0.3 V		422	
t _{rA}	CMDA rise time		V _{CCB} = 1.8 V ± 0.15 V	3.5	8.4	ns
			V _{CCB} = 3.3 V ± 0.3 V	3.4	8.1	
	CLK-f rise time		V _{CCB} = 1.8 V ± 0.15 V	1	4.7	
			V _{CCB} = 3.3 V ± 0.3 V	1	4.1	
	DATxA rise time		V _{CCB} = 1.8 V ± 0.15 V	3.5	8.4	
			V _{CCB} = 3.3 V ± 0.3 V	3.4	8.1	
t _{rB}	CMDB rise time		V _{CCB} = 1.8 V ± 0.15 V	1.4	6.5	ns
			V _{CCB} = 3.3 V ± 0.3 V	0.6	3.1	
	CLKB rise time		V _{CCB} = 1.8 V ± 0.15 V	0.6	5.9	
			V _{CCB} = 3.3 V ± 0.3 V	0.5	4.3	
	DATxB rise time		V _{CCB} = 1.8 V ± 0.15 V	1.4	10.9	
			V _{CCB} = 3.3 V ± 0.3 V	0.6	5	
t _{fA}	CMDA fall time		V _{CCB} = 1.8 V ± 0.15 V	2.4	5.7	ns
			V _{CCB} = 3.3 V ± 0.3 V	2	5.1	
	CLK-f fall time		V _{CCB} = 1.8 V ± 0.15 V	0.8	2.5	
			V _{CCB} = 3.3 V ± 0.3 V	0.8	3	
	DATxA fall time		V _{CCB} = 1.8 V ± 0.15 V	2.4	5.7	
			V _{CCB} = 3.3 V ± 0.3 V	1.9	5.1	
t _{fB}	CMDB fall time		V _{CCB} = 1.8 V ± 0.15 V	1.2	5.4	ns
			V _{CCB} = 3.3 V ± 0.3 V	0.6	3.6	
	CLKB fall time		V _{CCB} = 1.8 V ± 0.15 V	0.6	6.3	
			V _{CCB} = 3.3 V ± 0.3 V	0.5	4	
	DATxB fall time		V _{CCB} = 1.8 V ± 0.15 V	0.6	6.3	
			V _{CCB} = 3.3 V ± 0.3 V	0.5	3.6	
t _{SK(O)}	Channel-to-channel skew		V _{CCB} = 1.8 V ± 0.15 V		1	ns
			V _{CCB} = 3.3 V ± 0.3 V		1	

Switching Characteristics— $V_{CCA} = 1.2 \text{ V} \pm 0.1 \text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	MIN	MAX	UNIT
Max data rate	Command	Push-pull driving	V _{CCB} = 1.8 V ± 0.15 V		40	Mbps
			V _{CCB} = 3.3 V ± 0.3 V		40	
		Open-drain driving	V _{CCB} = 1.8 V ± 0.15 V		1	
			V _{CCB} = 3.3 V ± 0.3 V		1	
	Clock		V _{CCB} = 1.8 V ± 0.15 V		40	MHz
			V _{CCB} = 3.3 V ± 0.3 V		60	
	Data		V _{CCB} = 1.8 V ± 0.15 V		40	Mbps
			V _{CCB} = 3.3 V ± 0.3 V		40	

6.10 Switching Characteristics— $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	MIN	MAX	UNIT
t _{pd}	CMDA	CMDB	V _{CCB} = 1.8 V ± 0.15 V		4.9	ns
			V _{CCB} = 3.3 V ± 0.3 V		3.3	
	CMDB	CMDA	V _{CCB} = 1.8 V ± 0.15 V		5.6	
			V _{CCB} = 3.3 V ± 0.3 V		3.6	
	CLKA	CLKB	V _{CCB} = 1.8 V ± 0.15 V		5.4	
			V _{CCB} = 3.3 V ± 0.3 V		3.4	
	DATxA	DATxB	V _{CCB} = 1.8 V ± 0.15 V		5	
			V _{CCB} = 3.3 V ± 0.3 V		4.4	
	DATxB	DATxA	V _{CCB} = 1.8 V ± 0.15 V		5.4	
			V _{CCB} = 3.3 V ± 0.3 V		3.5	
CLKA	CLK-f	V _{CCB} = 1.8 V ± 0.15 V		10.2		
		V _{CCB} = 3.3 V ± 0.3 V		5.7		
t _{en}	EN	B-port	V _{CCB} = 1.8 V ± 0.15 V		1	μs
			V _{CCB} = 3.3 V ± 0.3 V		1	
	EN	A-port	V _{CCB} = 1.8 V ± 0.15 V		1	
			V _{CCB} = 3.3 V ± 0.3 V		1	
t _{dis}	EN	B-port	V _{CCB} = 1.8 V ± 0.15 V		411	ns
			V _{CCB} = 3.3 V ± 0.3 V		411	
	EN	A-port	V _{CCB} = 1.8 V ± 0.15 V		413	
			V _{CCB} = 3.3 V ± 0.3 V		361	
t _{rA}	CMDA rise time		V _{CCB} = 1.8 V ± 0.15 V	2.1	4.5	ns
			V _{CCB} = 3.3 V ± 0.3 V	2.1	4.1	
	CLK-f rise time		V _{CCB} = 1.8 V ± 0.15 V	0.6	2.5	
			V _{CCB} = 3.3 V ± 0.3 V	0.6	2.3	
	DATxA rise time		V _{CCB} = 1.8 V ± 0.15 V	1.8	4.5	
			V _{CCB} = 3.3 V ± 0.3 V	1.8	4.2	
t _{rB}	CMDB rise time		V _{CCB} = 1.8 V ± 0.15 V	1.4	6.6	ns
			V _{CCB} = 3.3 V ± 0.3 V	0.7	3.8	
	CLKB rise time		V _{CCB} = 1.8 V ± 0.15 V	0.5	5.8	
			V _{CCB} = 3.3 V ± 0.3 V	0.5	4.4	
	DATxB rise time		V _{CCB} = 1.8 V ± 0.15 V	1.4	10.8	
			V _{CCB} = 3.3 V ± 0.3 V	0.7	8	

Switching Characteristics— $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	MIN	MAX	UNIT
t_{fA}	CMDA fall time		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.4	3.4	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.3	2.9	
	CLK-f fall time		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.3	2.8	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.3	2.8	
	DATxA fall time		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.4	3.4	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.3	2.9	
t_{fB}	CMDB fall time		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1.1	6.3	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.6	3.7	
	CLKB fall time		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0.6	8.7	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.5	4.1	
	DATxB fall time		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$	1.2	7	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.2	4	
$t_{SK(O)}$	Channel-to-channel skew		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		1	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	
Max data rate	Command	Push-pull driving	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		60	Mbps
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		60	
		Open-drain driving	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		1	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	
	Clock		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		60	MHz
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		60	
	Data		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		60	Mbps
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		60	

6.11 Switching Characteristics— $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	MIN	MAX	UNIT
t_{pd}	CMDA	CMDB	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		5.3	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.2	
	CMDB	CMDA	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		5.1	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3	
	CLKA	CLKB	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		4.8	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.1	
	DATxA	DATxB	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		5.1	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3.2	
	DATxB	DATxA	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		9.6	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.1	
	CLKA	CLK-f	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		6.8	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4.2	
t_{en}	EN	B-port	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		1	μs
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	
	EN	A-port	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		1	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		1	
t_{dis}	EN	B-port	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		410	ns
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		364	
	EN	A-port	$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		396	
			$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		398	

Switching Characteristics— $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	MIN	MAX	UNIT
t _{rA}	CMDA rise time		V _{CCB} = 1.8 V ± 0.15 V	1.4	4.2	ns
			V _{CCB} = 3.3 V ± 0.3 V	1.4	4.2	
	CLK-f rise time		V _{CCB} = 1.8 V ± 0.15 V	0.5	1.5	
			V _{CCB} = 3.3 V ± 0.3 V	0.5	1.4	
	DATxA rise time		V _{CCB} = 1.8 V ± 0.15 V	1.4	3.4	
			V _{CCB} = 3.3 V ± 0.3 V	1.3	3	
t _{rB}	CMDB rise time		V _{CCB} = 1.8 V ± 0.15 V	1.4	6.4	ns
			V _{CCB} = 3.3 V ± 0.3 V	0.9	4	
	CLKB rise time		V _{CCB} = 1.8 V ± 0.15 V	0.6	5.9	
			V _{CCB} = 3.3 V ± 0.3 V	0.5	4.4	
	DATxB rise time		V _{CCB} = 1.8 V ± 0.15 V	1.4	14	
			V _{CCB} = 3.3 V ± 0.3 V	0.9	14	
t _{fA}	CMDA fall time		V _{CCB} = 1.8 V ± 0.15 V	0.8	2.3	ns
			V _{CCB} = 3.3 V ± 0.3 V	0.8	2.3	
	CLK-f fall time		V _{CCB} = 1.8 V ± 0.15 V	0.4	1.3	
			V _{CCB} = 3.3 V ± 0.3 V	0.4	1.3	
	DATxA fall time		V _{CCB} = 1.8 V ± 0.15 V	0.8	2.2	
			V _{CCB} = 3.3 V ± 0.3 V	0.7	2	
t _{fB}	CMDB fall time		V _{CCB} = 1.8 V ± 0.15 V	0.8	6.2	ns
			V _{CCB} = 3.3 V ± 0.3 V	0.8	5	
	CLKB fall time		V _{CCB} = 1.8 V ± 0.15 V	0.6	7.8	
			V _{CCB} = 3.3 V ± 0.3 V	0.5	4.3	
	DATxB fall time		V _{CCB} = 1.8 V ± 0.15 V	0.7	6.8	
			V _{CCB} = 3.3 V ± 0.3 V	0.6	5	
t _{SK(O)}	Channel-to-channel skew		V _{CCB} = 1.8 V ± 0.15 V		1	ns
			V _{CCB} = 3.3 V ± 0.3 V		1	
Max data rate	Command	Push-pull driving	V _{CCB} = 1.8 V ± 0.15 V		60	Mbps
			V _{CCB} = 3.3 V ± 0.3 V		60	
		Open-drain driving	V _{CCB} = 1.8 V ± 0.15 V		1	
			V _{CCB} = 3.3 V ± 0.3 V		1	
	Clock		V _{CCB} = 1.8 V ± 0.15 V		55	MHz
			V _{CCB} = 3.3 V ± 0.3 V		55	
	Data		V _{CCB} = 1.8 V ± 0.15 V		60	Mbps
			V _{CCB} = 3.3 V ± 0.3 V		60	

6.12 Operating Characteristics — $V_{CCA} = 1.2 \text{ V}$
 $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS	V _{CCB} TYP		UNIT
				1.8 V	3.3 V	
C _{pdA} ⁽¹⁾	A-port input, B-port output	CLK Enabled	C _L = 0, f = 10 MHz, t _r = t _f = 1 ns	15.1	15	pF
		DATA Enabled		9.26	9.19	
	B-port input, A-port output	DATA Enabled		12.4	11.9	
	A-port input, B-port output	CLK Disabled		0.1	0.1	
		DATA Disabled		1.3	1.3	
	B-port input, A-port output	DATA Disabled		0.1	0.1	

(1) Power dissipation capacitance per transceiver.

Operating Characteristics — $V_{CCA} = 1.2 \text{ V}$ (continued)

 $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS	V_{CCB} TYP		UNIT
				1.8 V	3.3 V	
$C_{pdB}^{(1)}$	A-port input, B-port output	DATA Enabled	$C_L = 0$, $f = 10 \text{ MHz}$, $t_r = t_f = 1 \text{ ns}$	26.7	30.3	pF
		CLK Enabled		25.6	27	
	B-port input, A-port output	DATA Enabled		16.38	19.91	
		DATA Disabled		0.1	0.1	
	B-port input, A-port output	CLK Disabled		0.1	0.1	
		DATA Disabled		1.1	0.8	

6.13 Operating Characteristics — $V_{CCA} = 1.8 \text{ V}$

 $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS	V_{CCB} TYP		UNIT
				1.8 V	3.3 V	
$C_{pdA}^{(1)}$	A-port input, B-port output	CLK Enabled	$C_L = 0$, $f = 10 \text{ MHz}$, $t_r = t_f = 1 \text{ ns}$	17.5	17.1	pF
		DATA Enabled		9.96	9.82	
	B-port input, A-port output	DATA Enabled		15.6	14	
		CLK Disabled		0.1	0.1	
	B-port input, A-port output	DATA Disabled		1.3	1.3	
		DATA Disabled		0.1	0.1	
$C_{pdB}^{(1)}$	A-port input, B-port output	DATA Enabled	$C_L = 0$, $f = 10 \text{ MHz}$, $t_r = t_f = 1 \text{ ns}$	26	28.5	pF
		CLK Enabled		25.8	27	
	B-port input, A-port output	DATA Enabled		16.69	19.6	
		DATA Disabled		0.1	0.1	
	B-port input, A-port output	CLK Disabled		0.1	0.1	
		DATA Disabled		1.1	0.8	

(1) Power dissipation capacitance per transceiver.

6.14 Operating Characteristics — $V_{CCA} = 3.3 \text{ V}$

 $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS	V_{CCB} TYP		UNIT
				1.8 V	3.3 V	
$C_{pdA}^{(1)}$	A-port input, B-port output	CLK Enabled	$C_L = 0$, $f = 10 \text{ MHz}$, $t_r = t_f = 1 \text{ ns}$	17.5	17.1	pF
		DATA Enabled		12.50	13.29	
	B-port input, A-port output	DATA Enabled		15.6	14	
		CLK Disabled		0.1	0.1	
	B-port input, A-port output	DATA Disabled		1.3	1.3	
		DATA Disabled		0.1	0.1	

(1) Power dissipation capacitance per transceiver.

Operating Characteristics — $V_{CCA} = 3.3\text{ V}$ (continued)
 $T_A = 25^\circ\text{C}$

PARAMETER			TEST CONDITIONS	$V_{CCB}\text{ TYP}$		UNIT
				1.8 V	3.3 V	
$C_{pdB}^{(1)}$	A-port input, B-port output	DATA Enabled	$C_L = 0$, $f = 10\text{ MHz}$, $t_r = t_f = 1\text{ ns}$	26	28.5	pF
	B-port input, A-port output	CLK Enabled		25.8	27	
		DATA Enabled		16.67	19.92	
	A-port input, B-port output	DATA Disabled		0.1	0.1	
	B-port input, A-port output	CLK Disabled		0.1	0.1	
		DATA Disabled		1.1	0.8	


6.15 Typical Characteristics


Figure 1. Low-Level Output Voltage (VOL(DATxB)) vs Low-Level Current (IOL(DATxA))





Figure 2. Low-Level Output Voltage (CLKB) vs Low-Level Current (CLKA)

7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1$ V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PHZ} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.


Figure 3. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The TXS0206A is a complete application-specific voltage-translator designed to bridge the digital switching compatibility gap and interface logic threshold levels between a microprocessor with MMC, SD, and Memory Stick™ cards. It is intended to be used in a point-to-point topology when interfacing these devices that may or may not be operating at different interface voltages.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Architecture

The CLKA, CLKB, and CLK-f subsystem interfaces consist of a fully-buffered voltage translator design that has its output transistors to source and sink current optimized for drive strength. CLKA is a CMOS input and therefore must not be left floating.

The SDIO lines comprise a semi-buffered auto-direction-sensing based translator architecture (see Figure 4) that does not require a direction-control signal to control the direction of data flow of the A to B ports (or from B to A ports).




Figure 4. Architecture of an SDIO Switch-Type Cell

Each of these bidirectional SDIO channels independently determines the direction of data flow without a direction-control signal. Each I/O pin can be automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.

The following two key circuits are employed to facilitate the "switch-type" voltage translation function:

1. Integrated pullup resistors to provide dc-bias and drive capabilities
2. An N-channel pass-gate transistor topology (with a high R_{ON} of approximately 300 Ω) that ties the A-port to the B-port
3. Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pullup resistors are included on the device for dc current sourcing capability. The V_{GATE} gate bias of the N-channel pass transistor is set at a level that optimizes the switch characteristics for maximum data rate as well as minimal static supply leakage. Data can flow in either direction without guidance from a control signal.

Feature Description (continued)

The edge-rate acceleration circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device.

During a low-to-high signal rising-edge, the O.S. circuits turn on the PMOS transistors (T_1 , T_3) and its associated driver output resistance of the driver is decreased to approximately $50\ \Omega$ to $70\ \Omega$ during this acceleration phase to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal pullup resistors during the low-to-high transition to speed up the rising-edge signal.

During a high-to-low signal falling-edge, the O.S. circuits turn on the NMOS transistors (T_2 , T_4) and its associated driver output resistance of the driver is decreased to approximately $50\ \Omega$ to $70\ \Omega$ during this acceleration phase to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first.

To minimize dynamic I_{CC} and the possibility of signal contention, the user should wait for the O.S. circuit to turn-off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the [Timing Requirements— \$V_{CCA} = 1.2\ V \pm 0.1\ V\$](#) section of this data sheet.

Once the O.S. is triggered and switched off, both the A and B ports must go to the same state (i.e. both High or both Low) for the one-shot to trigger again. In a DC state, the output drivers maintain a Low state through the pass transistor. The output drivers maintain a High through the "smart pullup resistors" that dynamically change value based on whether a Low or a High is being passed through the SDIO lines, as follows:

- R_1 and R_2 values are a nominal $40\ k\Omega$ when the output is driving a low
- R_1 and R_2 values are a nominal $4\ k\Omega$ when the output is driving a high
- R_1 and R_2 values are a nominal $40\ k\Omega$ when the device is disabled via the EN pin or by pulling the either V_{CCA} or V_{CCB} to 0 V.
- The threshold at which the resistance changes is approximately $V_{CCx}/2$

The reason for using these "smart" pullup resistors is to allow the TXS0206 to realize a lower static power consumption (when the I/Os are low), support lower V_{OL} values for the same size pass-gate transistor, and improved simultaneous switching performance.

8.4 Device Functional Modes

[Table 1](#) lists the functional modes of the TXS0206A.

Table 1. Function Table

EN	TRANSLATOR I/Os
L	Disabled, pulled to V_{CCA} , V_{CCB} through $40\ k\Omega$
H	Active

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Systems engineers working with SD and MMC memory cards face a dilemma. These cards operate at a higher voltage node than the latest multimedia application processors, which have moved to smaller process technology nodes that support a maximum I/O interface voltage of 1.2 V. The problem is bridging the gap between these two voltage nodes while maintaining digital switching compatibility. The TXS0206A was designed specifically to address this. It is an auto direction sensing voltage level shifter that can interface with high speed SD and MMC cards because it supports a clock frequency of up to 60 MHz and each data channel supports up to 60 Mbps.

9.2 Typical Application




Figure 5. Typical Application Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in [Table 2](#)

Table 2. Design Parameters

PARAMETERS	VALUES
Input voltage	1.1 V to 3.6 V
Output voltage	1.1 V to 3.6 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the microprocessor that is driving the TXS0206A to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port.
- Output voltage range

- Use the supply voltage of the memory card that the TXS0206A is driving to determine the output voltage range.

9.2.2.1 External Pulldown Resistors

When using the TXS0206A device with MMCs, SD, and Memory Stick™ to ensure that a valid receiver input voltage high (V_{IH}) is achieved, the value of any pulldown resistors (external or internal to a memory card) must not be smaller than a 10-k Ω value. The impact of adding too heavy (less than 10-k Ω value) a pulldown resistor to the data and command lines of the TXS0206A device and the resulting 4-k Ω pullup / 10-k Ω pulldown voltage divider network has a direct impact on the V_{IH} of the signal being sent into the memory card and its associated logic.

The resulting V_{IH} voltage for the 10-k Ω pulldown resistor value would be:

$$V_{CC} \times 10 \text{ k}\Omega / (10 \text{ k}\Omega + 4 \text{ k}\Omega) = 0.714 \times V_{CC}$$

This is marginally above a valid input high voltage for a 1.8-V signal (i.e., $0.65 \times V_{CC}$).

The resulting V_{IH} voltage for 20-k Ω pulldown resistor value would be:

$$V_{CC} \times 20 \text{ k}\Omega / (20 \text{ k}\Omega + 4 \text{ k}\Omega) = 0.833 \times V_{CC}$$

Which is above the valid input high voltage for a 1.8-V signal of $0.65 \times V_{CC}$.

9.2.3 Application Curves






Figure 6. 1.8 V to 3.3 V Translation at 25 MHz



System Examples (continued)




Figure 9. Interfacing With Memory Stick™ Card

10 Power Supply Recommendations

The TXS0206A does not require power sequencing between V_{CCA} and V_{CCB} during power-up so the power-supply rails can be ramped in any order.

The EN pin is referenced to V_{CCA} and when configured to low, will place all outputs into a high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the EN pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver controlling the EN pin.

Finally, the EN pin may be shorted to V_{CCA} if the application does not require use of the high-impedance state at any time.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, TI recommends following common printed-circuit board layout guidelines.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the source driver
- With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail, so it is recommended that this lumped-load capacitance be considered and kept below 50 pF to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

11.2 Layout Example




Figure 10. TXS0206A Example Layout (Top Layer)




Figure 11. TXS0206A Example Layout (Bottom Layer)

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档如下：

- 《逻辑器件简介》，[SLVA700](#)。
- 《TXS0206A 评估模块》，[SCEU008](#)。

12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其应用中使用的 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com.cn/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TXS0206AYFPR	ACTIVE	DSBGA	YFP	20	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TXS0206A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0206AYFPR	DSBGA	YFP	20	3000	180.0	8.4	1.66	2.06	0.56	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0206AYFPR	DSBGA	YFP	20	3000	182.0	182.0	20.0




YFP0020



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



D: Max = 1.988 mm, Min =1.928 mm

E: Max = 1.588 mm, Min =1.527 mm

4222895/A 04/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YFP0020

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:25X




SOLDER MASK DETAILS
NOT TO SCALE

4222895/A 04/2016

NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4222895/A 04/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司