SCLS235I - OCTOBER 1995 - REVISED JULY 2003


- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17

SN54AHC373 . . . J OR W PACKAGE SN74AHC373 . . . DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)

OE [1	U	20] v _{cc}
1Q [2		19] 8Q
1D [3		18] 8D
2D [4		17] 7D
2Q [16] 7Q
3Q [6		15] 6Q
3D [7		14] 6D
4D [8		13] 5D
4Q [9		12] 5Q
GND [10		11	LE

- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SN54AHC373 . . . FK PACKAGE (TOP VIEW)



description/ordering information

The 'AHC373 devices are octal transparent D-type latches designed for 2-V to 5.5-V V_{CC} operation.

When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC373N	SN74AHC373N
	SOIC - DW	Tube	SN74AHC373DW	AHC373
	301C - DW	Tape and reel	SN74AHC373DWR	AHC373
-40°C to 85°C	SOP – NS	Tape and reel	SN74AHC373NSR	AHC373
-40 C to 65 C	SSOP – DB	Tape and reel	SN74AHC373DBR	HA373
	TSSOP – PW	Tube	SN74AHC373PW	HA373
	1330F - FW	Tape and reel	SN74AHC373PWR	ПАЗТЗ
	TVSOP – DGV	Tape and reel	SN74AHC373DGVR	HA373
	CDIP – J	Tube	SNJ54AHC373J	SNJ54AHC373J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC373W	SNJ54AHC373W
	LCCC – FK	Tube	SNJ54AHC373FK	SNJ54AHC373FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS235I - OCTOBER 1995 - REVISED JULY 2003

description/ordering information (continued)


OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	Χ	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		
Output voltage range, V _O (see Note 1)		
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$		
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		±75 mA
Package thermal impedance, θ _{JA} (see Note 2)): DB package	70°C/W
	DGV package	92°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS235I - OCTOBER 1995 - REVISED JULY 2003

recommended operating conditions (see Note 3)

			SN54A	SN54AHC373		73 SN74AHC373		
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
VIН	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
٧ı	Input voltage		0	5.5	0	5.5	V	
٧o	Output voltage		0	Vcc	0	VCC	V	
		V _{CC} = 2 V		- 50		-50	μΑ	
IOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA	
		VCC = 3 V 0.9 VCC = 5.5 V 1.65 0 5.5 0 VCC VCC = 2 V -50 VCC = 3.3 V ± 0.3 V -4 VCC = 5 V ± 0.5 V -8 VCC = 2 V 50 VCC = 3.3 V ± 0.3 V 4 VCC = 5 V ± 0.5 V 8 VCC = 3.3 V ± 0.3 V 100		-8	mA			
		V _{CC} = 2 V		50		50	μΑ	
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	IIIA	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V	
Δι/ΔV	Input transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			20		20	115/ V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	A = 25°(3	SN54A	HC373	SN74AI	HC373	UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9			1.9		1.9		
Voн	$I_{OH} = -50 \mu A$	3 V	2.9			2.9		2.9		
		4.5 V	4.4			4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
lį	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
loz	$V_I = V_{IH}$ or V_{IL} , $V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
C _i	$V_I = V_{CC}$ or GND	5 V		4	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		6						pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.



SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS235I - OCTOBER 1995 - REVISED JULY 2003

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54A	HC373	SN74AI	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _W	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE↓	4		4		4		ns
th	Hold time, data after LE↓	1		1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		= 25°C SN54AHC373		SN74AI	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE↓	4		4		4		ns
th	Hold time, data after LE↓	1		1		1		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

00	-			_																				
PARAMETER	FROM	то	LOAD	T,	ղ = 25°C	;	SN54A	HC373	SN74A	HC373	UNIT													
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT													
^t PLH	D	Q	C _L = 15 pF		7.3*	11.4*	1*	13.5*	1	13.5	ns													
^t PHL		Q	CL = 15 pr		7.3*	11.4*	1*	13.5*	1	13.5	115													
^t PLH	LE	Q	C _L = 15 pF		7*	11*	1*	13*	1	13	ns													
^t PHL	LL	Q	CL = 15 pr		7*	11*	1*	13*	1	13	115													
^t PZH	ŌĒ	Q	C _L = 15 pF		7.3*	11.4*	1*	13.5*	1	13.5	ns													
^t PZL	OE	Q	Q	CL = 15 pr		7.3*	11.4*	1*	13.5*	1	13.5	115												
^t PHZ	ŌĒ	Q	C _I = 15 pF		7*	10*	1*	12*	1	12	ns													
^t PLZ	OE	Q	CL = 13 pi		7*	10*	1*	12*	1	12	115													
^t PLH	D	Q	C _L = 50 pF		9.8	14.9	1	17	1	17	ns													
^t PHL	Ь	Q	CL = 30 pr	OL = 00 βι	3L = 30 P1		9.8	14.9	1	17	1	17	115											
^t PLH	LE		C _L = 50 pF		9.5	14.5	1	16.5	1	16.5	ns													
^t PHL		Q	Ų	Q	ά	Q	Q	оц = 30 рі		9.5	14.5	1	16.5	1	16.5	113								
^t PZH	ŌĒ	Q	$C_1 = 50 pF$		9.8	14.9	1	17	1	17	ns													
^t PZL	OE	ď	о_ = 30 рі		9.8	14.9	1	17	1	17	113													
^t PHZ	ŌĒ		Ct = 50 pF		9.5	13.2	1	15	1	15	ns													
^t PLZ	OE .		ď	γ	Ų	Q	Q	Ų	ά	<u> </u>	Ų	Q	Q	Q	Q	Q C _L = 50 pF		9.5	13.2	1	15	1	15	113
^t sk(o)			$C_L = 50 pF$			1.5**				1.5	ns													

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.

SCLS235I - OCTOBER 1995 - REVISED JULY 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ROM TO LOAD		FROM TO LOAD $T_A = 25^{\circ}C$;	SN54A	HC373	SN74A	UNIT									
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII								
t _{PLH}	D	Q	C _I = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns								
^t PHL		α	CL = 15 pr		5*	7.2*	1*	8.5*	1	8.5	115								
t _{PLH}	LE	Q	C _I = 15 pF		4.9*	7.2*	1*	8.5*	1	8.5	ns								
tPHL		ď	CL = 15 pr		4.9*	7.2*	1*	8.5*	1	8.5	115								
^t PZH	ŌĒ	Q	C _I = 15 pF		5.5*	8.1*	1*	9.5*	1	9.5	no								
tpZL	OE .	Q	CL = 15 pr		5.5*	8.1*	1*	9.5*	1	9.5	ns								
t _{PHZ}		Q	C ₁ = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns								
^t PLZ	ŌĒ	OE	Q	C[= 15 pr		5*	7.2*	1*	8.5*	1	8.5	115							
^t PLH	D	Q	C 50 pF		6.5	9.2	1	10.5	1	10.5	ns								
^t PHL		ď	Q	y	3	Q	Q	Q	C _L = 50 pF	о_ = 30 рі	OL = 30 pi		6.5	9.2	1	10.5	1	10.5	115
^t PLH	LE	Q	C 50 pF		6.4	9.2	1	10.5	1	10.5	no								
^t PHL	LE	3	C _L = 50 pF		6.4	9.2	1	10.5	1	10.5	ns								
^t PZH		Q	C 50 pF		7	10.1	1	11.5	1	11.5	no								
t _{PZL}	ŌĒ	Q	C _L = 50 pF		7	10.1	1	11.5	1	11.5	ns								
^t PHZ		Q	C. = 50 pE		6.5	9.2	1	10.5	1	10.5	ns								
t _{PLZ}	ŌĒ	OE	Ų	$C_L = 50 \text{ pF}$		6.5	9.2	1	10.5	1	10.5	115							
t _{sk(o)}			C _L = 50 pF			1**				1	ns								

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER			UNIT
	PARAMETER	MIN	MAX	UNII
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH	4.1		V
VIH(D)	High-level dynamic input voltage	3.5		V
V _{IL(D)}	Low-level dynamic input voltage		1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	18	pF

^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com 2-Jul-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9686601Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9686601Q2A SNJ54AHC 373FK	Samples
5962-9686601QRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9686601QR A SNJ54AHC373J	Samples
5962-9686601QSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9686601QS A SNJ54AHC373W	Samples
SN74AHC373DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA373	Samples
SN74AHC373DGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA373	Samples
SN74AHC373DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC373	Samples
SN74AHC373DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC373	Samples
SN74AHC373N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHC373N	Samples
SN74AHC373NSR	ACTIVE	so	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC373	Samples
SN74AHC373PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA373	Samples
SN74AHC373PWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA373	Samples
SN74AHC373PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA373	Samples
SNJ54AHC373FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9686601Q2A SNJ54AHC 373FK	Samples
SNJ54AHC373J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9686601QR A SNJ54AHC373J	Samples
SNJ54AHC373W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9686601QS A SNJ54AHC373W	Samples

www.ti.com 2-Jul-2021

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC373, SN74AHC373:

Catalog: SN74AHC373

Military: SN54AHC373

NOTE: Qualified Version Definitions:



PACKAGE OPTION ADDENDUM

www.ti.com 2-Jul-2021

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC373DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC373DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC373DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC373NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC373PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 30-Dec-2020



*All dimensions are nominal

7 til dillionsions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC373DBR	SSOP	DB	20	2000	853.0	449.0	35.0
SN74AHC373DGVR	TVSOP	DGV	20	2000	853.0	449.0	35.0
SN74AHC373DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC373NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHC373PWR	TSSOP	PW	20	2000	853.0	449.0	35.0

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated