

Ioff Supports Partial-Power-Down Mode

ESD Protection Exceeds JESD 22

- 200-V Machine Model (A115-A)

Α

В

GND

- 2000-V Human-Body Model (A114-A)

1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE

(TOP VIEW)

V<sub>CC</sub>

Latch-Up Performance Exceeds 100 mA Per

Operation

JESD 78, Class II

### FEATURES

Controlled Baseline

 One Assembly/Test Site, One Fabrication Site

- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 3.8 ns at 3.3 V
- Low Power Consumption, 10-μA Max I<sub>cc</sub>
- ±24-mA Output Drive at 3.3 V
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

## **DESCRIPTION/ORDERING INFORMATION**

This single 2-input positive-NAND gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The SN74LVC1G00 performs the Boolean function  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>	
–40°C to 85°C	to 85°C SOP (SC-70) – DCK Reel of 3000		SN74LVC1G00IDCKREP	CAO	
55°C to 125°C	SOP – DBV	Reel of 3000	SN74LVC1G00MDBVREP	SBFM	
-55 C 10 125 C	55°C to 125°C SOP (SC-70) – DCK		SN74LVC1G00MDCKREP	ВҮА	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) The actual top-side marking has one additional character that designates the assembly/test site.

-		
INPU	JTS	OUTPUT
Α	В	Y
Н	Н	L
L	Х	н
Х	L	н

#### **FUNCTION TABLE**

### LOGIC DIAGRAM (POSITIVE LOGIC)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

SCES450D-DECEMBER 2003-REVISED SEPTEMBER 2006

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>			6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>			6.5	V
Vo	Voltage range applied to any output in the high or low state <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
0	Declare thermal impedance $\binom{4}{4}$	DBV package		324.1	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DCK package		252	-0/00
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

# Recommended Operating Conditions<sup>(1)</sup>

				MIN	MAX	UNIT
V	Supply voltage	Operating		1.65	5.5	V
V <sub>CC</sub>	Supply voltage	Data retention only		1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95	$0.65 \times V_{CC}$			
V	Llich lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
VIH	High-level input voltage	$V_{CC}$ = 3 V to 3.6 V	2		v	
		$V_{CC}$ = 4.5 V to 5.5 V	$0.7  imes V_{CC}$			
		$V_{CC} = 1.65 \text{ V to } 1.95$	V		$0.35 \times V_{CC}$	
V	Low lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V			0.7	V
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 3 V to 3.6 V		0.8	v	
		$V_{CC}$ = 4.5 V to 5.5 V		$0.3 \times V_{\text{CC}}$		
VI	Input voltage			0	5.5	V
Vo	Output voltage			0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4		
		$V_{CC} = 2.3 V$		-8		
I <sub>OH</sub>	High-level output current	el output current $V_{CC} = 3 V$			-16	mA
		$v_{CC} = 3 v$	2.3-V Min V <sub>OH</sub>		-24	
		$V_{CC} = 4.5 V$			-32	
		V <sub>CC</sub> = 1.65 V			4	
		$V_{CC} = 2.3 V$			8	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3 V$	0.4-V Max V <sub>OL</sub>		16	mA
		$v_{CC} = 3 v$	0.55-V Max V <sub>OL</sub>		24	
		$V_{CC} = 4.5 V$			32	
		$V_{CC}$ = 1.8 V ± 0.15 V		20		
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC}$ = 3.3 V $\pm$ 0.3 V		10	ns/V	
		$V_{CC} = 5~V \pm 0.5~V$		5		
т	Operating free air temperature	SN74LVC1G00IDCK	REP	-40	85	°C
Τ <sub>Α</sub>	Operating free-air temperature	SN74LVC1G00MDB	/REP	-55	125	U

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

SCES450D-DECEMBER 2003-REVISED SEPTEMBER 2006

### **Texas** STRUMENTS www.ti.com

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> – 0.1			
	$I_{OH} = -4 \text{ mA}$	1.65 V				
M	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9		V	
V <sub>OH</sub>	$I_{OH} = -16 \text{ mA}$	3 V	2.4			v
	$I_{OH} = -24 \text{ mA}$		2.3			
	I <sub>OH</sub> = -32 mA	4.5 V	3.8			
	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1	
	I <sub>OL</sub> = 4 mA	1.65 V			0.45	
V	$I_{OL} = 8 \text{ mA}$	2.3 V			0.3	V
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	3 V			0.4	v
	$I_{OL} = 24 \text{ mA}$				0.55	
	I <sub>OL</sub> = 32 mA	4.5 V		0.55		
I <sub>I</sub> A or B inputs	$V_{I} = 5.5 \text{ V or GND}$	0 to 5.5 V			±5	μΑ
l <sub>off</sub>	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0			±10	μA
I <sub>CC</sub>	$V_{I} = 5.5 \text{ V or GND}, I_{O} = 0$	1.65 V to 5.5 V			10	μA
$\Delta I_{CC}$	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 5.5 V			500	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		4		pF

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		$\begin{array}{c} \mathrm{V_{CC}} = 2.5 \ \mathrm{V} \\ \pm \ 0.2 \ \mathrm{V} \end{array}$		$V_{CC}$ = 3.3 V ± 0.3 V		$V_{CC} = 5 V \\ \pm 0.5 V$		UNIT
	(INFOT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	2.2	7.2	0.9	4.4	0.8	3.8	0.8	3.4	ns

### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 2)


PARAMETER	TER FROM TO		DEVICE	V <sub>CC</sub> = ± 0.7		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.5		UNIT
	(INFOT)			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or D	V	SN74LVC1G00M	3.1	9	1.3	7.0	1	6.3	1	5	20
۲pd	A or B	ř	SN74LVC1G00I	3.1	9	1.3	5.5	1	4.7	1	4	ns

### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 


	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	V <sub>CC</sub> = 5 V TYP	UNIT
$\mathbf{C}_{pd}$	Power dissipation capacitance	f = 10 MHz	22	22	23	25	pF

#### PARAMETER MEASUREMENT INFORMATION





TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

		PUTS			_	_	
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
1.8 V ± 0.1	5 V V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	15 pF	<b>1 Μ</b> Ω	0.15 V
2.5 V ± 0.2	v v <sub>cc</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
3.3 V ± 0.3	V 3V	≤2.5 ns	1.5 V	6 V	15 pF	1 MΩ	0.3 V
$5 V \pm 0.5$	v v <sub>cc</sub>	≤2.5 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	15 pF	<b>1 Μ</b> Ω	0.3 V



PULSE DURATION





**VOLTAGE WAVEFORMS** 

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

Vı

#### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z\_O = 50  $\Omega$
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

### Figure 1. Load Circuit and Voltage Waveforms


## SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE





Vı


### PARAMETER MEASUREMENT INFORMATION (continued)




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


LOAD CIRCUIT

, v	INPUTS		N	V	•		V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	VM	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
$1.8~V\pm0.15~V$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
5 V $\pm$ 0.5 V	V <sub>CC</sub>	≤2.5 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	50 pF	<b>500</b> Ω	0.3 V



PULSE DURATION







NOTES: A. CL includes probe and jig capacitance.

**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 2. Load Circuit and Voltage Waveforms



### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74LVC1G00IDCKREP	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CAO	Samples
SN74LVC1G00MDBVREP	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SBFM	Samples
SN74LVC1G00MDCKREP	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BYA	Samples
V62/04732-01XE	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CAO	Samples
V62/04732-02XE	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BYA	Samples
V62/04732-02YE	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SBFM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G00-EP :

• Catalog: SN74LVC1G00

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G00IDCKREP	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74LVC1G00MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G00MDCKREP	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G00IDCKREP	SC70	DCK	5	3000	203.0	203.0	35.0
SN74LVC1G00MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
SN74LVC1G00MDCKREP	SC70	DCK	5	3000	203.0	203.0	35.0

# **DBV0005A**



## **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated