











TPD3S014-Q1

ZHCSEX2A -MARCH 2016-REVISED APRIL 2016

TPD3S014-Q1 适用于汽车 USB 主机端口的限流开关和 D+/D- ESD 保护

1 特性

- 符合 AEC-Q100 标准(2级)
 - 环境温度范围: -40°C 至 +105°C
- 持续电流额定值为 0.5A
- 固定的恒流限值为 0.85A (典型值)
- 快速过流响应 2µs
- 集成输出放电
- 反向电流阻断
- 短路保护功能
- 过热保护,支持自动重启
- 内置软启动
- IEC 61000-4-2 4 级静电放电 (ESD) 保护(外部引脚)
 - ±12kV 接触放电 (IEC 61000-4-2)
 - ±15kV 空气间隙放电 (IEC 61000-4-2)
- ISO 10605 330-pF, 330Ω ESD 保护(外部引脚)
 - ±8kV 接触放电
 - ±15kV 气隙放电
- 6 引脚小外形尺寸晶体管 (SOT)-23 封装 (2.90mm × 1.60mm)

2 应用

- 终端设备:
 - 音响主机
 - 后座娱乐系统
 - 远程信息处理
 - USB 集线器
 - 导航模块
- 接口:
 - USB 2.0
 - USB 3.0

3 说明

TPD3S014-Q1 集成器件 配有 一个限流负载开关和一个基于双通道瞬态电压抑制器 (TVS) 的静电放电 (ESD) 保护二极管阵列,适用于 USB 接口。

TPD3S014-Q1 器件适用于 可能 出现大电容负载和短路的应用(如 USB 接口); TPD3S014-Q1 可提供短路保护和过流保护。当输出负载超过电流限制阈值时,TPD3S014-Q1 通过在恒定电流模式下运行即可将输出电流限制到安全水平。快速过载响应特性有助于减轻 5V 主电源的负担,当输出短路时可以快速调节电源。电流限制开关的上升和下降此时受到控制,力求尽量减小器件开关过程中的浪涌电流。

TPD3S014-Q1 支持 0.5A 的持续电流。TVS 二极管阵列的额定 ESD 冲击消散值高于 IEC 61000-4-2 国际标准中规定的最高水平。


此器件高度集成,采用易于布线的 DSV 封装,可对音响主机、USB 集线器和媒体接口等 应用 中的 USB 接口提供强力电路保护。

器件信息⁽¹⁾

	, , ,	
器件型号	封装	封装尺寸 (标称值)
TPD3S014-Q1	SOT-23 (6)	2.90mm x 1.60mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化电路原理图



Copyright © 2016, Texas Instruments Incorporated



	目录			
1 2	特性		8.2 Functional Block Diagram	1
3 4	说明	9	8.4 Device Functional Modes	18
5 6	Pin Configuration and Functions	10	9.2 Typical Application	1
	6.1 Absolute Maximum Ratings 4 6.2 ESD Ratings—AEC Specification 4 6.3 ESD Ratings—IEC Specification 4	11	Layout	18
	6.3 ESD Ratings—IEC Specification		11.2 Layout Example 11.3 Power Dissipation and Junction Temperature	18
	6.6 Thermal Information	12	12.1 文档支持	2
	 6.8 Electrical Characteristics: -40°C ≤ T_J ≤ 125°C 6.9 Typical Characteristics 7 		12.2 社区资源 12.3 商标	2
7 8	Parameter Measurement Information 10 Detailed Description 11 8.1 Overview 11	13	12.4 静电放电警告 12.5 Glossary 机械、封装和可订购信息	2


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Original (March 2016) to Revision A			
•	已将器件状态由"产品预览"更改为"量产数据"	1	



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
D1	5	1/0	USB data+ or USB data-			
D2	6	I/O	USB data+ of USB data-			
EN	1	I	Enable input, logic high turns on power switch			
GND	2	_	Ground			
IN	3	I	Input voltage and power-switch drain; Connect a 0.1-µF or greater ceramic capacitor from IN to GND close to the IC			
OUT	4	0	Power-switch output, connect to load			



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Input voltage ⁽³⁾	V _{IN}	-0.3	6	V
	V _{OUT}	-0.3	6	
	EN	-0.3	6	
	D1	-0.3	6	
	D2	-0.3	6	
Voltage from V _{IN} to V _{OUT}	Γ	-6	6	V
Junction temperature	T_J	Internall	y limited	
Storage temperature	T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings—AEC Specification

			VALUE	UNIT
V _(ESD)	Clastrostatia diasharas	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings—IEC Specification

				VALUE	UNIT
\/	Flootroptotic discharge	IFC 64000 4.2 V Dy nine	Contact discharge ⁽¹⁾	±12000	\/
V _(ESD)	Electrostatic discharge	IEC 61000-4-2, V _{OUT} , Dx pins	Air-gap discharge ⁽¹⁾	±15000	V

⁽¹⁾ V_{OUT} was tested on a PCB with input and output bypassing capacitors of 0.1 μF and 120 μF, respectively.

6.4 ESD Ratings—ISO Specification

					VALUE	UNIT
	,	Floatroatatia diasharas	ISO 10605 330 pF, 330 Ω,	Contact discharge ⁽¹⁾	±8000	V
٧	(ESD)	Electrostatic discharge	V _{OUT} , Dx pins	Air-gap discharge ⁽¹⁾	±15000	V

⁽¹⁾ V_{OUT} was tested on a PCB with input and output bypassing capacitors of 0.1 μF and 120 μF , respectively.

6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage	4.5	5.5	V
V _{EN}	Input voltage, EN	0	5.5	V
V _{IH}	High-level Input voltage, EN	2		V
V _{IL}	Low-level Input voltage, EN		0.7	V
C _{IN}	Input decoupling capacitance, IN to GND	0.1		μF
I _{OUT} ⁽¹⁾	Continuous output current (TPD3S014-Q1)		0.5	А
TJ	Operating junction temperature	-40	125	°C

⁽¹⁾ Package and current ratings may require an ambient temperature derating of 85°C

⁽²⁾ Voltages are with respect to GND unless otherwise noted.

⁽³⁾ See the Input and Output Capacitance section.



6.6 Thermal Information

		TPD3S014-Q1	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	185.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	124.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	23.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	31.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W
R _{θJA} (Custom)	See the Power Dissipation and Junction Temperature section	120.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.7 Electrical Characteristics: $T_J = T_A = 25$ °C

 V_{IN} = 5 V, V_{EN} = V_{IN} , I_{OUT} = 0 A (unless otherwise noted). Parameters over a wider operational range are shown in *Electrical Characteristics:* $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ table.

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
POWER	SWITCH					
D	land Outrat resistance			97	110	0
R _{DS(on)}	Input – Output resistance	-40°C ≤ (T _J , T _A) ≤ +85°C		97	130	mΩ
CURREN	IT LIMIT					
I _{OS} (2)	Current limit, see Figure 23		0.67	0.85	1.01	Α
SUPPLY	CURRENT					
	Owner to a survey to a state of the about	I _{OUT} = 0 A		0.02	1	0
I _{SD}	Supply current, switch disabled	$-40^{\circ}\text{C} \le (\text{T}_{\text{J}}, \text{T}_{\text{A}}) \le +85^{\circ}\text{C}, \text{ V}_{\text{IN}} = 5.5 \text{ V}, \text{ I}_{\text{OUT}} = 0 \text{ A}$			2	μΑ
		I _{OUT} = 0 A		66	74	
I _{SE} Supply current, switch enabled	Supply current, switch enabled	$-40^{\circ}\text{C} \le (\text{T}_{\text{J}}, \text{T}_{\text{A}}) \le +85^{\circ}\text{C}, \text{ V}_{\text{IN}} = 5.5 \text{ V}, \text{ I}_{\text{OUT}} = 0 \text{ A}$			85	μΑ
		V _{OUT} = 5 V, V _{IN} = 0 V, Measure I _{VOUT}		0.2	1	
I _{REV}	Reverse leakage current	-40 °C \leq (T _J , T _A) \leq +85°C, V _{OUT} = 5 V, V _{IN} = 0 V, Measure I _{VOUT}			5	μΑ
OUTPUT	DISCHARGE					
R _{PD}	Output pull-down resistance (3)	V _{IN} = V _{OUT} = 5 V, disabled	400	456	600	Ω
ESD PRO	OTECTION					
ΔC _{IO}	Differential capacitance between the D1, D2 lines	f = 1 MHz, V _{IO} = 2.5 V		0.02		pF
C _{IO}	(D1, D2 to GND)	f = 1 MHz, V _{IO} = 2.5 V		1.4		pF
C _{IO}	Dynamic on-resistance D1, D2	Dx to GND		0.2		Ω
R_{DYN}	IEC clamps ⁽⁴⁾	GND to Dx		0.2		Ω

⁽¹⁾ Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

⁽²⁾ See the *Current Limit* for explanation of this parameter.

⁽³⁾ These Parameters are provided for reference only, and do not constitute a part of TI's published device specifications for purposes of TI's product warranty.

⁽⁴⁾ RDYN was extracted using the least squares first of the TLP characteristics between I = 20 A and I = 30 A.



6.8 Electrical Characteristics: -40°C ≤ T_J ≤ 125°C

 $4.5~\text{V} \le \text{V}_{\text{IN}} \le 5.5~\text{V},~\text{V}_{\text{EN}} = \text{V}_{\text{IN}},~\text{I}_{\text{OUT}} = 0~\text{A},~\text{typical values are at 5 V and 25°C (unless otherwise noted)}$


	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
POWER	SWITCH				-	
R _{DS(on)}	Input – output resistance			97	154	mΩ
ENABLE	INPUT (EN)				,	
	Threshold	Input rising	1	1.45	2	V
	Hysteresis			0.13		V
	Leakage current	V _{EN} = 0 V	-1	0	1	μA
t _{ON}	Turnon time	V_{IN} = 5 V, C_L = 1 μF, R_L = 100 Ω , EN ↑ See Figure 22	1	1.6	2.2	ms
t _{OFF}	Turnoff time	V_{IN} = 5 V, C_L = 1 μF, R_L = 100 Ω , EN \downarrow See Figure 22	1.7	2.1	2.7	ms
t _R	Rise time, output	$C_L = 1 \mu F$, $R_L = 100 \Omega$, $V_{IN} = 5 V$, See Figure 21	0.4	0.64	0.9	ms
t _F	Fall time, output	$C_L = 1 \mu F$, $R_L = 100 \Omega$, $V_{IN} = 5 V$, See Figure 21	0.25	0.4	0.8	ms
CURREN	T LIMIT					
I _{OS} ⁽²⁾	Current limit, see Figure 23		0.65	0.85	1.05	Α
t _{iOS}	Short-circuit response time (2)	V_{IN} = 5 V (see Figure 23) One Half full load \rightarrow R _{SHORT} = 50 mΩ Measure from application to when current falls below 120% of final value		2		μs
SUPPLY	CURRENT					
I_{SD}	Supply current, switch disabled	I _{OUT} = 0 A		0.02	10	μΑ
I _{SE}	Supply current, switch enabled	I _{OUT} = 0 A		66	94	μΑ
I_{REV}	Reverse leakage current	$V_{OUT} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}, \text{Measure } I_{VOUT}$		0.2	20	μΑ
UNDERV	OLTAGE LOCKOUT					
V_{UVLO}	Rising threshold	$V_{IN}\uparrow$	3.5	3.77	4	V
	Hysteresis	$V_{IN}\downarrow$		0.14		V
OUTPUT	DISCHARGE					
D	Output pull-down resistance	$V_{IN} = 4 \text{ V}, V_{OUT} = 5 \text{ V}, \text{ Disabled}$	350	545	1200	Ω
R _{PD}	Output pull-down resistance	$V_{IN} = 5 \text{ V}, V_{OUT} = 5 \text{ V}, \text{ Disabled}$	300	456	800	12
THERMA	L SHUTDOWN					
т	Rising threshold (T _J)	In current limit	135			°C
T _{SHDN}	Kising theshold (1)	Not in current limit	155			
	Hysteresis ⁽³⁾			20		°C
ESD PRO	DTECTION					
I _I	Input leakage current (D1, D2)	V _I = 3.3 V		0.02	1	μΑ
V_D	Diode forward voltage (D1, D2); Lower clamp diode	I _O = 8 mA			0.95	V
V_{BR}	Breakdown voltage (D1, D2)	I _{BR} = 1 mA	6			V


 ⁽¹⁾ Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature
 (2) See the *Current Limit* section for explanation of this parameter.

These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.



6.9 Typical Characteristics









Figure 6. Output Discharge Current vs Output Voltage

Copyright © 2016, Texas Instruments Incorporated


TEXAS INSTRUMENTS

Typical Characteristics (continued)






Typical Characteristics (continued)






Typical Characteristics (continued)



7 Parameter Measurement Information



(1) During the short applied tests, 300 μF is used because of the use of an external supply.

Figure 20. Test Circuit for System Operation




8 Detailed Description

8.1 Overview

The TPD3S014-Q1 is a highly integrated device that features a current limited load switch and a two-channel TVS based ESD protection diode array for USB interfaces. The TPD3S014-Q1 provides 0.5 A of continuous load current in 5 V circuits. This part uses N-channel MOSFETs for low resistance, maintaining voltage regulation to the load. It is designed for applications where short circuits or heavy capacitive loads will be encountered. Device features include enable, reverse blocking when disabled, output discharge pull-down, over-current protection, and over-temperature protection. Finally, with two channels of TVS ESD protection diodes integrated, the TPD3S014-Q1 provides system level ESD protection to all the pins of the USB port.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Undervoltage Lockout (UVLO)

The UVLO circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on and off cycling because of input voltage drop from large current surges.

8.3.2 **Enable**

The logic enable input (EN) controls the power switch, bias for the charge pump, driver, and other circuits. The supply current is reduced to less than 1 μ A when the TPD3S014-Q1 is disabled. The enable input is compatible with both TTL and CMOS logic levels.

The turnon and turnoff times (t_{ON} , t_{OFF}) are composed of a delay and a rise or fall time (t_R , t_F). The delay times are internally controlled. The rise time is controlled by both the TPD3S014-Q1 and the external loading (especially capacitance). The TPD3S014-Q1 fall time is controlled by the loading (R and C), and the output discharge (R_{PD}). An output load consisting of only a resistor experiences a fall time set by the TPD3S014-Q1. An output load with parallel R and C elements experiences a fall time determined by the (R × C) time constant if it is longer than the TPD3S014-Q1 t_F . See Figure 21 and Figure 22 showing t_R , t_F , t_{ON} , and t_{OFF} . The enable must not be left open; it may be tied to V_{IN} .

Feature Description (continued)






Figure 21. Power-On and Power-Off Timing

Figure 22. Enable Timing, Active-High Enable

8.3.3 Internal Charge Pump

The TPD3S014-Q1 incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the gate driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionality. The MOSFET power switch blocks current from OUT to IN when turned off by the UVLO or disabled.

8.3.4 Current Limit


The TPD3S014-Q1 responds to overloads by limiting output current to the static current-limit (IOS) levels shown in the *Electrical Characteristics:* $T_J = T_A = 25^{\circ}\text{C}$ table. When an overload condition is present, the device maintains a constant output current, with the output voltage determined by ($I_{OS} \times R_{LOAD}$). Two possible overload conditions can occur.

The first overload condition occurs when either:

- 1. The input voltage is first applied, enable is true, and a short circuit is present (load which draws I_{OUT} > I_{OS}) or
- 2. The input voltage is present and the TPD3S014-Q1 is enabled into a short circuit.

The output voltage is held near zero potential with respect to ground and the TPD3S014-Q1 ramps the output current to IOS. The TPD3S014-Q1 limits the current to IOS until the overload condition is removed or the device begins to thermal cycle. The device subsequently cycles current off and on as the thermal protection engages.

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within t_{IOS} when the specified overload (per *Electrical Characteristics:* $T_J = T_A = 25^{\circ}\text{C}$, Electrical Characteristics: $-40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$ tables) is applied (See Figure 23 and Figure 24). The response speed and shape varies with the overload level, input circuit, and rate of application. The current-limit response varies between simply settling to I_{OS} , or turnoff and controlled return to I_{OS} . Similar to the previous case, the TPD3S014-Q1 limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.






Figure 23. Output Short Circuit Parameters

Figure 24. Output Characteristic Showing Current Limit



Feature Description (continued)

The TPD3S014-Q1 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the cases shown in Figure 23 and Figure 24. This is because of the relatively large power dissipation $[(V_{IN} - V_{OUT}) \times I_{OS}]$ driving the junction temperature up. The devices turn off when the junction temperature exceeds 135°C (minimum) while in current limit. The devices remains off until the junction temperature cools down to 20°C and then restarts.

There are two kinds of current limit profiles typically available in TI switch products similar to the TPD3S014-Q1. Many older designs have an output I vs V characteristic similar to the plot labeled "Current Limit with Peaking" in Figure 25. This type of limiting can be characterized by two parameters, the current limit corner (I_{OC}), and the short circuit current (I_{OS}). I_{OC} is often specified as a maximum value. The TPD3S014-Q1 part does not present noticeable peaking in the current limit, corresponding to the characteristic labeled "Flat Current Limit" in Figure 25. This is why the I_{OC} parameter is not present in the *Electrical Characteristics:* $T_J = T_A = 25$ °C, Electrical Characteristics: -40°C $\leq T_A \leq 125$ °C tables.




Figure 25. Current Limit Profiles

8.3.5 Output Discharge

A 470 Ω (typical) output discharge resistance dissipates stored charge and leakage current on OUT when the TPD3S014-Q1 is in UVLO or disabled. The pull-down circuit loses bias gradually as V_{IN} decreases, causing a rise in the discharge resistance as V_{IN} falls towards 0 V.

8.3.6 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, a 0.1 μ F or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling.

All protection circuits such as the TPD3S014-Q1 has the potential for input voltage overshoots and output voltage undershoots.

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power bus inductance and input capacitance when the IN terminal is high impedance (before turnon). Theoretically, the peak voltage is 2 times the applied. The second cause is because of the abrupt reduction of output short circuit current when the TPD3S014-Q1 turns off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps and as the TPD3S014-Q1 output is shorted. Applications with large input inductance (for example, connecting the evaluation board to the bench power-supply through long cables) may require large input capacitance reduce the voltage overshoot from exceeding the absolute maximum voltage of the device. The fast current-limit speed of the TPD3S014-Q1 to hard output short circuits isolates the input bus from faults. However, ceramic input capacitance in the range of 1 μ F to 22 μ F adjacent to the TPD3S014-Q1 input aids in both speeding the response time and limiting the transient seen on the input power bus. Momentary input transients to 6.5 V are permitted.



Feature Description (continued)

Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the TPD3S014-Q1 has abruptly reduced OUT current. Energy stored in the inductance drives the OUT voltage down and potentially negative as it discharges. Applications with large output inductance (such as from a cable) benefit from use of a high-value output capacitor to control the voltage undershoot. When implementing USB standard applications, a 120- μ F minimum output capacitance is required. Typically a 150- μ F electrolytic capacitor is used, which is sufficient to control voltage undershoots. However, if the application does not require 120 μ F of capacitance, and there is potential to drive the output negative, a minimum of 10- μ F ceramic capacitance on the output is recommended. The voltage undershoot must be controlled to less than 1.5 V for 10 μ s.

8.4 Device Functional Modes

8.4.1 Operation With $V_{IN} < 4 \text{ V (Minimum } V_{IN})$

These devices operate with input voltages above 4 V. The maximum UVLO voltage on IN is 4 V and the devices will operate at input voltages above 4 V. Any voltage below 4 V may not work with these devices. The minimum UVLO is 3.5 V, so some devices may work between 3.5 V and 4 V. At input voltages below the actual UVLO voltage, these devices will not operate.

8.4.2 Operation With EN Control

The enable rising edge threshold voltage is 1.45 V typical and 2 V maximum. With EN held below that voltage the device is disabled and the load switch will be open. The IC quiescent current is reduced in this state. When the EN pin is above its rising edge threshold and the input voltage on the IN pin is above its UVLO threshold, the device becomes active. The load switch is closed, and the current limit feature is enabled. The output voltage on OUT ramps up with the soft start value T_{ON} in order to prevent large inrush current surges on V_{BUS} because of a heavy capacitive load. When EN voltage is lowered below is falling edge threshold, the device output voltage also ramps down with soft turnoff value T_{OFF} to prevent large inductive voltages being presented to the system in the case a large load current is following through the device.

8.4.3 Operation of Level 4 IEC 61000-4-2 ESD Protection

Regardless of which functional mode the devices are in, the TPD3S014-Q1 provides Level 4 IEC 61000-4-2 ESD Protection on the pins of the USB connector.



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPD3S014-Q1 is a device that features a current limited load switch and a two-channel TVS based ESD protection diode array. It is typically used to provide a complete protection solution for USB host ports. USB host ports are required by the USB specification to provide a current limit on the VBUS path in order to protect the system from overcurrent conditions on the port that could lead to system damage and user injury. Additionally, USB ports typically require system level IEC ESD protection because of direct end-user interaction. The following design procedure can be used to determine how to properly implement the TPD3S014-Q1 in your systems to provide a complete, one-chip solution for your USB ports.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 26. USB2.0 Application Schematic

9.2.1 Design Requirements

For this design example, design parameters shown in Table 1 are used.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE			
USB port type	Standard downstream port			
Signal voltage range on V _{BUS}	0 V to 5.25 V			
Current range on V _{BUS}	0 mA to 500 mA			
Drive EN low (disabled)	0 V to 0.7 V ⁽¹⁾			
Drive EN high (enabled)	2 V to 5.5 V ⁽¹⁾			
Maximum voltage droop allowed on adjacent USB port	330 mV			
Maximum data rate	480 Mbps			

(1) If active low logic is desired, see the *Implementing Active Low Logic* section.



9.2.2 Detailed Design Procedure

To properly implement your USB port with the TPD3S014-Q1, the first step is to determine what type of USB port is implemented in the system, whether it be a Standard Downstream Port (SDP), Charging Downstream Port (CDP), or Dedicated Charging Port (DCP); this informs us what maximum continuous operating current will be on VBUS. In our example, we are implementing an SDP port, so the maximum continuous current allowed to be pulled by a device is 500 mA. Therefore, we must choose a current limit switch that is 5.25 V tolerant, can handle 500 mA continuous DC current, and has a current limit point is above 500 mA so it will not current limit during normal operation. The TPD3S014-Q1 is therefore the best choice for this application, as it has these features, and in fact was specifically designed for this application.

The next decision point is choosing the input and output capacitors for the current limit switch. A minimum of 0.1 μF is always recommended on the IN pin. For the OUT pin on VBUS, USB standard requires a minimum of 120 μF ; typically a 150 μF capacitor is used. The purpose of the capacitance requirement on the VBUS line in the USB specification is to prevent the adjacent USB port's VBUS voltage from dropping more than 330 mV during a hot-plug or fault occurrence on the VBUS pin of one USB port. Hot-plugs and fault conditions on one USB port must not disturb the normal operation of an adjacent USB port; therefore, it is possible to use an output capacitance lower than 120 μF if the system is able to keep voltage droops on adjacent USB ports less than or equal to 330 mV. For example, if the DC/DC powering VBUS has a fast transient response, 120 μF may not be required.

If the USB port is powered from a shared system 5 V rail, a system designer may desire to use an input capacitor larger than $0.1~\mu F$ on the IN pin. This is largely dependent on the PCB layout and parasitics, as well as your maximum tolerated voltage droop on the shared rail during transients. For more information on choosing input and output capacitors, see the *Input and Output Capacitance* section.


The EN pin controls the on and off state of the device, and typically is connected to the system processor for power sequencing. However, the EN pin can also be shorted to the IN pin to always have the TPD3S014-Q1 on when 5 V power supply on; this also saves a GPIO pin on your processor.

For a USB port with High-Speed 480 Mbps operation, low capacitance TVS ESD protection diodes are required to protect the D+ and D- lines in the event of system level ESD event. The TPD3S014-Q1 has 2-channels of low capacitance TVS ESD protection diodes integrated. When placed near the USB connector, the TPD3S014-Q1 offers little or no signal distortion during normal operation. The TPD3S014-Q1 also ensures that the core system circuitry is protected in the event of an ESD strike. PCB layout is critical when implementing TVS ESD protection diodes in your system. See the *Layout* section for proper guidelines on routing your USB lines with the TPD3S014-Q1.

9.2.3 Implementing Active Low Logic

For active low logic, a transistor can be used with the TPD3S014-Q1 EN Pin. Figure 27 shows how to implement Active low logic for EN pin.

Using an nFET transistor, when the Processor sends a low signal, the transistor is switched off, and V_{LOGIC} pulls up EN through R_1 . When the Processor sends a "high" signal, the nFET is switched on and sinks current from the EN Pin and R_1 . For 5 V V_{LOGIC} , with the appropriate on-resistance (R_{ON}) value in the nFET and resistance for R_1 , the V_{IL} for EN can be met. For example, with a transistor with R_{ON} of 3 Ω , a pull-up resistor as low as 11 Ω provides a logic level of 0.7 V. For power-budgeting concerns, a better choice is R_1 of 40 k Ω which provides 0.25 V for EN when the Processor asserts high, and 4.96 V when the Processor asserts low.




Copyright © 2016, Texas Instruments Incorporated

Figure 27. Implementing Active Low Logic for EN Pin



9.2.4 Application Curves



10 Power Supply Recommendations

The TPD3S014-Q1 is designed to operate from a 5-V input voltage supply. This input must be well regulated. If the input supply is located more than a few inches away from the TPD3S014-Q1, additional bulk capacitance may be required in addition to the recommended minimum 0.1-µF bypass capacitor on the IN pin to keep the input rail stable during fault events.

11 Layout

11.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

11.2 Layout Example




Figure 31. USB2.0 Type A TPD3S014-Q1 Board Layout



11.3 Power Dissipation and Junction Temperature

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPD3S014-Q1. The system designer can control choices of the devices proximity to other power dissipating devices and printed circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors, such as airflow and maximum ambient temperature, are often determined by system considerations. It is important to remember that these calculations do not include the effects of adjacent heat sources, and enhanced or restricted air flow. Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical. In particular, connect the GND pin to a large ground plane for the best thermal dissipation. The following PCB layout example in Figure 32 was used to determine the R_{0JA} Custom thermal impedances noted in the *Thermal Information* table. It is based on the use of the JEDEC high-k circuit board construction with 4, 1 oz. copper weight layers (2 signal and 2 plane).




Figure 32. PCB Layout Example

The following procedure requires iteration a power loss is because of the internal MOSFET $I^2 \times R_{DS(ON)}$, and $R_{DS(ON)}$ is a function of the junction temperature. See Equation 1. As an initial estimate, use the $R_{DS(ON)}$ at 125°C from the *Typical Characteristics*, and the preferred package thermal resistance for the preferred board construction from the *Thermal Information* table.

$$T_J = T_A + [(I_{OUT}^2 \times R_{DS(ON)}) \times R_{\theta JA}]$$

where

- I_{OUT} = Rated OUT pin current (A)
- R_{DS(ON)} = Power switch on-resistance at an assumed T_J (Ω)
- T_A = Maximum ambient temperature (°C)
- T_J = Maximum junction temperature (°C)
- R_{θJA} = Thermal resistance (°C/W)

(1)



Power Dissipation and Junction Temperature (continued)

If the calculated T_J is substantially different from the original assumption, estimate a new value of $R_{DS(ON)}$ using the typical characteristic plot and recalculate.

If the resulting T_J is not less than 125°C, try a PCB construction with a lower $R_{\theta JA}$. The junction temperature derating curve based on the TI standard reliability duration is shown in Figure 33.




Figure 33. Junction Temperature Derating Curve



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档请参见以下部分:

《TPD3S014-Q1EVM 用户指南》, SLVUAQ0。

12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPD3S014TDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 105	13WW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020

TAPE AND REEL INFORMATION





A0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD3S014TDBVRQ1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

www.ti.com 24-Apr-2020




*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD3S014TDE	3VRQ1	SOT-23	DBV	6	3000	180.0	180.0	18.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司