







TPD1E01B04-Q1 SLVSG26 - MAY 2021

TPD1E01B04-Q1 Automotive 0.18-pF, ±3.6-V, ±15-kV ESD Protection Diode in 0402 Package for USB-C & FPD-Link

1 Features

- IEC 61000-4-2 level 4 ESD protection
 - ±15-kV contact discharge
 - ±17-kV air gap discharge
- IEC 61000-4-4 EFT protection
 - 80 A (5/50 ns)
- IEC 61000-4-5 surge protection
 - 2.5 A (8/20 us)
- IO capacitance:
 - 0.20 pF (typical)
 - 0.23 pF (maximum)
- DC breakdown voltage: 6.4 V (typical)
- Ultra low leakage current: 10-nA (maximum)
- Low ESD clamping voltage: 15 V at 16 A TLP
- Low insertion loss: 26.9 GHz
- Supports high speed interfaces up to 20 Gbps
- Industry standard 0402 footprint
- AEC-Q101 qualified
 - Device HBM Classification Level H2
 - Device CDM Classification Level C5
 - Device Operating Temperature Range: –40°C to +125°C

2 Applications

- End equipment
 - Surround view systems
 - ADAS vision systems
 - Rear view camera
 - Infotainment and cluster
 - Body control module
 - Head units
 - Media interface
- Interfaces
 - FPD-Link
 - USB Type-C
 - USB 3.1 Gen 2/3.0/2.0
 - HDMI 2.0/1.4
 - 10/100/1000 Mbps ethernet

3 Description

The TPD1E01B04-Q1 is a bidirectional TVS ESD protection diode for USB Type-C and FPD-Link circuit protection. The TPD1E01B04-Q1 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4).


device features a 0.20-pF (typical) IO capacitance making it ideal for protecting high-speed interfaces up to 20 Gbps such as USB 3.1 Gen2 and FPD-Link. The low dynamic resistance and low clamping voltage ensure system level protection against transient events.

The TPD1E01B04-Q1 is offered in the industry standard 0402 (DPY) package.

Device Information⁽¹⁾

PART NUMBER		PACKAGE	BODY SIZE (NOM)
	TPD1E01B04-Q1	X1SON (2)	1.00 mm x 0.60 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated

Typical Application



Table of Contents

1 Features	1 8 Application and Implementation
2 Applications	
3 Description	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	. 4 10.2 Layout Example10
6.2 ESD Ratings—AEC Specification	
6.3 ESD Ratings—IEC Specification	. 4 11.1 Documentation Support11
6.4 ESD Ratings—ISO Specification	. 4 11.2 Receiving Notification of Documentation Updates 11
6.5 Recommended Operating Conditions	4 11.3 Support Resources11
6.6 Thermal Information	4 11.4 Trademarks11
6.7 Electrical Characteristics	5 11.5 Electrostatic Discharge Caution11
7 Detailed Description	6 11.6 Glossary11
7.1 Overview	6 12 Mechanical, Packaging, and Orderable
7.2 Functional Block Diagram	6 Information11
7.3 Feature Description	6 12.1 Tape and Reel Information16
7.4 Device Functional Modes	7

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2021	*	Initial Release



5 Pin Configuration and Functions




Figure 5-1. DPY Package 2-Pin X1SON Top View

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME	IIPE	DESCRIPTION
1	10	I/O	ESD Protected Channel. If used as ESD IO, connect pin 2 to ground
2 IO I		I/O	ESD Protected Channel. If used as ESD IO, connect pin 1 to ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Electrical fast transient	IEC 61000-4-5 (5/50 ns) at 25°C		80	Α
Dook pulso	IEC 61000-4-5 power (t _p - 8/20 μs) at 25°C		27	W
Peak pulse	IEC 61000-4-5 current (t _p - 8/20 μs) at 25°C		2.5	Α
T _A	Operating free-air temperature	-40	125	°C
T _{stg}	Storage temperature	-65	155	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings—AEC Specification

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q101-001 ⁽¹⁾	±2500	V
V (ESD)	Liectiostatic discharge	Charged device model (CDM), per AEC Q101-005 ⁽²⁾	±1000	V

- (1) AEC Q101-001 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) AEC Q101-005 indicates that CDM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-002 specification.

6.3 ESD Ratings—IEC Specification

			VALUE	UNIT
V	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, all pins	±15000	V
V _(ESD)		IEC 61000-4-2 Air-gap Discharge, all pins	±17000	

6.4 ESD Ratings—ISO Specification

				VALUE	UNIT
V	Electrostatic discharge ISO 10605, 330-pF, 330-Ω, IO	100 40005 220 = 5 220 0 10	Contact discharge	± 12500	.,
V _(ESD)		Air-gap discharge	±15000	V	

6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IO}	Input pin voltage	-3.6	3.6	V
T _A	Operating free-air temperature	-40	125	°C

6.6 Thermal Information

		TPD1E01B04-Q1	
	Junction-to-board thermal resistance Junction-to-top characterization parameter	DPY (X1SON)	UNIT
		2 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	442.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	243.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	162.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	154.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	163.0	°C/W

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



6.6 Thermal Information (continued)

		TPD1E01B04-Q1	
	THERMAL METRIC ⁽¹⁾	DPY (X1SON)	UNIT
		2 PINS	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{RWM}	Reverse stand-off voltage	I _{IO} < 10 nA	-3.6		3.6	V
V_{BRF}	Breakdown voltage, IO pin to GND	Measured as the maximum voltage		6.4		V
V_{BRR}	Breakdown voltage, GND to IO pin	before device snaps back into V _{HOLD} voltage		-6.4		V
V_{HOLD}	Holding voltage	I _{IO} = 1 mA, T _A = 25°C	5	5.9	6.5	V
	Clamping voltage	I _{PP} = 1 A, TLP, from IO to GND		7		V
		I _{PP} = 5 A, TLP, from IO to GND		9.2		
.,		I _{PP} = 16 A, TLP, from IO to GND		15		
V_{CLAMP}		I _{PP} = 1 A, TLP, from GND to IO		7		
		I _{PP} = 5 A, TLP, from GND to IO		9.2		
		I _{PP} = 16 A, TLP, from GND to IO		15		
I _{LEAK}	Leakage current, IO to GND	V _{IO} = ±2.5 V			10	nA
	B	IO to GND		0.57		Ω
R_{DYN}	Dynamic resistance	GND to IO	,	0.57		
C _L	Line capacitance	V _{IO} = 0 V, f = 1 MHz, IO to GND, T _A = 25°C		0.2	0.23	pF



7 Detailed Description

7.1 Overview

The TPD1E01B04-Q1 device is a bidirectional ESD Protection Diode with ultra-low capacitance. This device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 International Standard. The ultra-low capacitance makes this device ideal for protecting any super high-speed signal pins including Thunderbolt 3. The low capacitance allows for extremely low losses even at RF frequencies such as USB 3.1 Gen 2, Thunderbolt 3, or antenna applications.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 IEC 61000-4-2 ESD Protection

The I/O pins can withstand ESD events up to ±15-kV contact and ±17-kV air gap. An ESD-surge clamp diverts the current to ground.

7.3.2 IEC 61000-4-4 EFT Protection

The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with $50-\Omega$ impedance). An ESD-surge clamp diverts the current to ground.

7.3.3 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 2.5 A and 27 W (8/20 µs waveform). An ESD-surge clamp diverts this current to ground.

7.3.4 IO Capacitance

The capacitance between each I/O pin to ground is 0.18 pF (typical) and 0.20 pF (maximum). This device supports data rates up to 20 Gbps.

7.3.5 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is ± 6.4 V (typical). This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of ± 3.6 V.

7.3.6 Ultra Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (maximum) with a bias of ±2.5 V

7.3.7 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 9.2 V (I_{PP} = 5 A).

7.3.8 Supports High Speed Interfaces

This device is capable of supporting high speed interfaces up to 20 Gbps, because of the extremely low IO capacitance.

7.3.9 Industrial Temperature Range

This device features an industrial operating range of -40°C to +125°C.

7.3.10 Easy Flow-Through Routing Package

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



7.4 Device Functional Modes

The TPD1E01B04-Q1 device is a passive integrated circuit that triggers when voltages are above V_{BRF} or below V_{BRR} . During ESD events, voltages as high as ± 17 kV (air) can be directed to ground through the internal diode network. When the voltages on the protected line fall below the trigger levels of TPD1E01B04-Q1 (usually within 10s of nano-seconds) the device reverts to passive.

8 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPD1E01B04-Q1 is a diode type TVS which is used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage, V_{CLAMP} , to a safe level for the protected IC.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 8-1. USB Type-C for Thunderbolt 3 ESD Schematic



8.2.1 Design Requirements

For this design example eight TPD1E01B04-Q1 devices and two TPD4E05U06 devices are being used in a USB Type-C for Thunderbolt 3 application. This provides a complete ESD protection scheme.

Given the Thunderbolt 3 application, the parameters listed in Table 8-1 are known.

Table 8-1. Design Parameters

DESIGN PARAMETER	VALUE				
Signal range on superspeed Lines	0 V to 3.6 V				
Operating frequency on superspeed Lines	up to 10 GHz				
Signal range on CC, SBU, and DP/DM Lines	0 V to 5 V				
Operating frequency on CC, SBU, and DP/DM Lines	up to 480 MHz				

8.2.2 Detailed Design Procedure

8.2.2.1 Signal Range

The TPD1E01B04-Q1 supports signal ranges between -3.6 V and 3.6 V, which supports the SuperSpeed pairs on the USB Type-C application. The TPD4E05U06 supports signal ranges between 0 V and 5.5 V, which supports the CC, SBU, and DP-DM lines.

8.2.2.2 Operating Frequency


The TPD1E01B04-Q1 has a 0.18 pF (typical) capacitance, which supports the Thunderbolt 3 data rates of 20 Gbps. The TPD4E05U06 has a 0.5-pF (typical) capacitance, which easily supports the CC, SBU, and DP-DM data rates.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



8.2.3 Application Curves





9 Power Supply Recommendations

This device is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification to ensure the device functions properly.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example




Figure 10-1. USB Type-C Mid-Mount, Hybrid Connector ESD Layout



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, TPD1E01B04-Q1 Evaluation Module user's guide

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

DPY0002A






PACKAGE OUTLINE

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
- per ASME Y14.5M

 2. This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

DPY0002A

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





EXAMPLE STENCIL DESIGN

DPY0002A

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD (0) 2X (0.3) -SYMM -PCB PAD METAL UNDER SOLDER PASTE ${\sf SYMM}$ ·¢ (R0.05) TYP (0.7) SOLDER PASTE EXAMPLE BASED ON 0.1 mm THICK STENCIL SCALE:60X

NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4224561/B 03/2021



MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.


B. This drawing is subject to change without notice.

C. SON (Small Outline No-Lead) package configuration.






12.1 Tape and Reel Information




TAPE DIMENSIONS Ф Ф B₀

Dimension designed to accommodate the component width
<u> </u>
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD1E01B04DPYRQ1	X1SON	DPY	2	1000	180.0	9.5	0.66	1.15	0.66	2.0	8.0	Q1



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD1E01B04DPYRQ1	X1SON	DPY	2	1000	184.0	184.0	19.0

www.ti.com 22-May-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTPD1E01B04DPYRQ1	ACTIVE	X1SON	DPY	2	10000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 22-May-2021

OTHER QUALIFIED VERSIONS OF TPD1E01B04-Q1:

• Catalog : TPD1E01B04

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated