

# 具有电压转换、中断输出、复位输入和配置寄存器的 TCA6416A 低电压 16 位 I<sup>2</sup>C 和 SMBus I/O 扩展器

## 1 特性

- I<sup>2</sup>C 至并行端口扩展器
- 1.65V 至 5.5V 的工作电源电压范围
- 支持 1.8V、2.5V、3.3V 和 5V I<sup>2</sup>C 总线和 P 端口之 间进行双向电平转换和 GPIO 扩展
- 3µA的低待机流耗
- 可耐受 5V 电压的 I/O 端口
- 400kHz 快速 I<sup>2</sup>C 总线
- 硬件地址引脚,允许在同一 I<sup>2</sup>C/SMBus 总线上支持 两个 TCA6416A 器件
- 低电平有效复位输入(夏位)
- 开漏电路低电平有效中断输出 (INT)
- 输入/输出配置寄存器
- 极性反转寄存器
- 内部加电复位
- 所用通道在加电时被配置为输入
- 在加电时无毛刺脉冲
- SCL/SDA 输入端上的噪声滤波器
- 具有最大高电流驱动能力的锁存输出,适用于直接 驱动 LED
- 锁断性能超过 100mA,符合 JESD 78 II 类规范的 要求)
- ESD 保护性能超过 JESD 22 规范要求
  - 2000V 人体放电模型 (A114-A)
  - 200V 机器放电模型 (A115-A)
  - 1000V 带电器件模型 (C101)

## 2 应用

- 服务器
- 路由器 (电信交换设备)
- 个人计算机
- 个人电子产品 (例如游戏机)
- 工业自动化
- 采用 GPIO 受限处理器的产品

## 3 说明


TCA6416A 是一款 24 引脚器件,可为两线双向 I<sup>2</sup>C 总 线(或 SMBus)协议提供 16 位通用并行输入/输出 (I/O)扩展。该器件在 I<sup>2</sup>C 总线侧 (VCCI)的工作电源电 压范围为 1.65V 至 5.5V,在 P 端口侧 (VCCP)的工作 电源电压为 1.65V 到 5.5V。

该器件支持 100kHz(标准模式)和 400kHz(快速模式)时钟频率。当开关、传感器、按钮、LED、风扇等设备需要额外的 I/O 时,I/O 扩展器(如 TCA6416A)可提供简单解决方案。

器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
	TSSOP (24)	7.80mm × 4.40mm
TCA6416A	WQFN (24)	4.00mm x 4.00mm
	BGA Microstar Junior (24)	3.00mm x 3.00mm

<sup>(1)</sup> 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。





## **Table of Contents**

1	特性	1
	应用	1
	说明	1
4	Revision History	2
5	Pin Configuration and Functions	3
6	Specifications	5
	6.1 Absolute Maximum Ratings	5
	6.2 ESD Ratings	5
	6.3 Recommended Operating Conditions	6
	6.4 Thermal Information	6
	6.5 Electrical Characteristics	7
	6.6 I <sup>2</sup> C Interface Timing Requirements	
	6.7 Reset Timing Requirements	
	6.8 Switching Characteristics	9
	6.9 Typical Characteristics1	0
	Parameter Measurement Information1	
8	Detailed Description1	7
	8.1 Overview1	
	8.2 Functional Block Diagrams1	8
	8.3 Feature Description1	8

8.4 Device Functional Modes	20
8.5 Programming	20
8.6 Register Maps	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
10.1 Power-On Reset Requirements	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Receiving Notification of Documentation Updates	
12.2 Support Resources	
12.3 Trademarks	
12.4 Electrostatic Discharge Caution	
12.5 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	33

## **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision D (August 2017) to Revision E (July 2020)	Page
Added T <sub>J</sub> Max junction temperature to the Absolute Maximum Ratings table	5
<ul> <li>Added new values for T<sub>A</sub> &gt; 85 °C in the Recommended Operation Conditions table</li> </ul>	6
Added new values for T <sub>A</sub> > 85 °C in the <i>Electrical Characteristics</i> table	7
Changed RESET △ I <sub>CCI</sub> Electrical Characteristics table	7
Changes from Revision C (September 2015) to Revision D (August 2017)	Page
• Changed the $t_{vd(data)}$ MAX value From: 1 µs To: 0.9 µs in the <i>I</i> <sup>2</sup> <i>C</i> Interface Timing Requirements table	9
• Changed the $t_{vd(ack)}$ MAX value From: 1 µs To: 0.9 µs in the <i>I</i> <sup>2</sup> <i>C</i> Interface Timing Requirements table	9
Changes from Revision B (January 2015) to Revision C (September 2015)	Page
<ul> <li>Changed units for t<sub>IV</sub> and t<sub>IR</sub> parameters from ns to µs</li> </ul>	9


#### Changes from Revision A (November 2009) to Revision B (October 2014)


• 添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分......1


Page



## **5 Pin Configuration and Functions**







**ZQS** Package

The exposed center pad, if used, must be connected only as a secondary GND or must be left electrically open.

#### 表 5-1. ZQS Package Pin Assignments

A	SCL	SDA	INT	RESET	P00
В	ADDR	VCCP	VCCI	NB <sup>(1)</sup>	P02
С	P16	P17	P01	P04	P03
D	P15	P14	P12	P07	P05
E	P13	P11	P10	GND	P06

(1) NB — No ball at this position DIN

Г



#### 表 5-2. Pin Functions

	P	IN		
NAME	TSSOP (PW)	QFN (RTW)	BGA (ZQS)	DESCRIPTION
INT	1	22	A3	Interrupt output. Connect to $V_{CCI}$ or $V_{CCP}$ through a pull-up resistor.
VCCI	2	23	B3	Supply voltage of I <sup>2</sup> C bus. Connect directly to the supply voltage of the external I <sup>2</sup> C master.
RESET	3	24	A2	Active-low reset input. Connect to $V_{\text{CCI}}$ or $V_{\text{CCP}}$ through a pull-up resistor, if no active connection is used.
P00	4	1	A1	P-port input/output (push-pull design structure). At power on, P00 is configured as an input.
P01	5	2	C3	P-port input/output (push-pull design structure). At power on, P01 is configured as an input.
P02	6	3	B1	P-port input/output (push-pull design structure). At power on, P02 is configured as an input.
P03	7	4	C1	P-port input/output (push-pull design structure). At power on, P03 is configured as an input.
P04	8	5	C2	P-port input/output (push-pull design structure). At power on, P04 is configured as an input.
P05	9	6	D1	P-port input/output (push-pull design structure). At power on, P05 is configured as an input.
P06	10	7	E1	P-port input/output (push-pull design structure). At power on, P06 is configured as an input.
P07	11	8	D2	P-port input/output (push-pull design structure). At power on, P07 is configured as an input.
GND	12	9	E2	Ground
P10	13	10	E3	P-port input/output (push-pull design structure). At power on, P10 is configured as an input.
P11	14	11	E4	P-port input/output (push-pull design structure). At power on, P11 is configured as an input.
P12	15	12	D3	P-port input/output (push-pull design structure). At power on, P12 is configured as an input.
P13	16	13	E5	P-port input/output (push-pull design structure). At power on, P13 is configured as an input.
P14	17	14	D4	P-port input/output (push-pull design structure). At power on, P14 is configured as an input.
P15	18	15	D5	P-port input/output (push-pull design structure). At power on, P15 is configured as an input.
P16	19	16	C5	P-port input/output (push-pull design structure). At power on, P16 is configured as an input.
P17	20	17	C4	P-port input/output (push-pull design structure). At power on, P17 is configured as an input.
ADDR	21	18	B5	Address input. Connect directly to V <sub>CCP</sub> or ground.
SCL	22	19	A5	Serial clock bus. Connect to $V_{CCI}$ through a pull-up resistor.
SDA	23	20	A4	Serial data bus. Connect to V <sub>CCI</sub> through a pull-up resistor.
VCCP	24	21	B4	Supply voltage of TCA6416A for P-ports
-			•	



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

				MIN	MAX	UNIT
V <sub>CCI</sub>	Supply voltage			- 0.5	6.5	V
V <sub>CCP</sub>	Supply voltage			- 0.5	6.5	V
VI	Input voltage <sup>(2)</sup>			- 0.5	6.5	V
Vo	Output voltage <sup>(2)</sup>			- 0.5	6.5	V
I <sub>IK</sub>	Input clamp current	ADDR, RESET, SCL	V <sub>1</sub> < 0		±20	mA
Ι <sub>ΟΚ</sub>	Output clamp current	INT	V <sub>O</sub> < 0		±20	mA
hav	Input/output clamp current	P port	$V_{O}$ < 0 or $V_{O}$ > $V_{CCP}$		±20	mA
I <sub>IOK</sub>		SDA	$V_{O}$ < 0 or $V_{O}$ > $V_{CCI}$		±20	
	Continuous output low current	P port	$V_{O} = 0$ to $V_{CCP}$		50	– mA
I <sub>OL</sub>	continuous output low current	SDA, ĪNT	$V_{O} = 0$ to $V_{CCI}$		25	
I <sub>OH</sub>	Continuous output high current	P port	$V_{O} = 0$ to $V_{CCP}$		50	mA
	Continuous current through GND				200	
I <sub>CC</sub>	Continuous current through $V_{CCP}$				160	mA
	Continuous current through $V_{CCI}$				10	
TJ	Max junction temperature		$V_{CC} \leqslant 3.6 \ V$		130	<b>0°</b>
IJ			$3.6$ V < V <sub>CC</sub> $\leqslant$ 5.5 V		90	U
T <sub>stg</sub>	Storage temperature			- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

				MIN	MAX	UNIT	
V	Supply voltage	-40 °C $\leq$ T <sub>A</sub>	≪ 85 °C	1.65	5.5		
V <sub>CCI</sub>	Supply voltage	85 °C < T <sub>A</sub> ≲	≦ 125 °C	1.65	3.6	V	
V	Supply voltage	-40 °C $\leq$ T <sub>A</sub>	≤ 85 °C	1.65	5.5	v	
V <sub>CCP</sub>	Supply voltage	85 °C < T <sub>A</sub> ≤	≦ 125 °C	1.65	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
		SCL, SDA		0.7 × V <sub>CCI</sub>	V <sub>CCI</sub> <sup>(1)</sup>		
VIH	Supply voltage	RESET		0.7 × V <sub>CCI</sub>	5.5	V	
		ADDR, P17	- P00	0.7 × V <sub>CCP</sub>	5.5		
V	/ <sub>IL</sub> Low-level input voltage	SCL, SDA, F	RESET	- 0.5	0.3 × V <sub>CCI</sub>	V	
VIL		ADDR, P17	- P00	- 0.5	$0.3 \times V_{CCP}$	v	
I <sub>OH</sub>	High-level output current	P17 - P00			10	mA	
			$T_J \leqslant 65 \ ^\circ C$		25	mA	
			$T_J \leqslant 85 \ ^\circ C$		18		
I <sub>OL</sub>	Low-level output current	P17 - P00	$T_J \leqslant 105 \ ^\circ C$		9		
			$T_J \leqslant 125 \ ^\circ C$		4.5		
			$T_J \leqslant 135 \ ^\circ C$		3.5		
-		$1.65 V \leq V_{C}$	$1.65 V \leq V_{CC} \leq 3.6 V$		125	°C	
TA	High-level input voltage	3.6 V < V <sub>CC</sub>	≤ 5.5 V	- 40	85	C	

(1) The SCL and SDA pins shall not be at a higher potential than the supply voltage V<sub>CCI</sub> in the application, or an increase in current consumption will result.

### 6.4 Thermal Information

			TCA6	416A	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	RTW (WQFN)	ZQS (BGA MICROSTAR JUNIOR)	UNIT
		24 PINS	24 PINS	24 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	108.8	43.6	159.2	°C/W
R <sub>0 JC(top)</sub>	Junction-to-case (top) thermal resistance	54.0	46.2	138.2	°C/W
R <sub>0 JB</sub>	Junction-to-board thermal resistance	62.8	22.1	93.6	°C/W
ΨJT	Junction-to-top characterization parameter	11.1	1.5	10.7	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	62.3	22.2	95.7	°C/W
R <sub>0 JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	10.7	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## **6.5 Electrical Characteristics**

over recommended operat	ting free-air temperature range,	$V_{CCI} = 1.65 V to$	5.5 V (unless other	wise noted)

PARA	METER	TEST CO	NDITIONS	V <sub>CCP</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = - 18 mA		1.65 V to 5.5 V	- 1.2			V
V <sub>POR</sub>	Power-on reset voltage	$V_{I} = V_{CCP}$ or GND, $I_{O} = 0$		1.65 V to 5.5 V		1	1.4	V
				1.65 V	1.2			
		L = 0 m A		2.3 V	1.8			
РАВА V <sub>IK</sub> V <sub>POR</sub> V <sub>OH</sub> V <sub>OH</sub> IoL IoL III III III III III III		$I_{OH} = -8 \text{ mA}$		3 V	2.6			
	P-port high-			4.5 V	4.1			
$V_{IK} = \begin{bmatrix} I \\ V_{POR} \end{bmatrix}$ $V_{OH} = \begin{bmatrix} I \\ I \\ I \end{bmatrix}$ $I_{OL} = \begin{bmatrix} I \\ I \\ I \end{bmatrix}$ $I_{IH} = \begin{bmatrix} I \\ I \\ I \end{bmatrix}$ $I_{IH} = \begin{bmatrix} I \\ I \\ I \end{bmatrix}$ $I_{IL} = \begin{bmatrix} I \\ I \\ I \end{bmatrix}$	level output		85 °C < T <sub>A</sub> ≤ 125 °C	1.65.)/	1.0			V
	voltage		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	1.65 V	1.1			
		I <sub>OH</sub> = - 10 mA	40 °O < T < 405 °O	2.3 V	1.7			
			-40 °C $\leq$ T <sub>A</sub> $\leq$ 125 °C	3 V	2.5			
			-40 °C $\leqslant$ T_A $\leqslant$ 85 °C	4.5 V	4.0			
				1.65 V			0.45	
			-40 °C $\leqslant$ T <sub>A</sub> $\leqslant$ 125 °C	2.3 V			0.25	
		I <sub>OL</sub> = 8 mA		3 V			0.25	
	P-port low- level output voltage		-40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C	4.5 V			0.2	
/ <sub>OL</sub>		put I <sub>OL</sub> = 10 mA	-40 °C $\leq$ T <sub>A</sub> $\leq$ 125 °C	1.65 V			0.6	V
				2.3 V			0.3	
				3 V			0.25	
			-40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C	4.5 V			0.2	
	SDA	V <sub>OL</sub> = 0.4 V		1.65 V to 5.5 V	3			mΔ
OL	INT	V <sub>OL</sub> = 0.4 V		1.65 V to 5.5 V	3	15		mA
	SCL, SDA, RESET	$V_{I} = V_{CCI} \text{ or } GND$		1.65 V to 5.5 V			±0.1	1 µ A
1	ADDR	V <sub>I</sub> = V <sub>CCP</sub> or GND					±0.1	
н	P port	V <sub>I</sub> = V <sub>CCP</sub>					1	μA
IL	P port	V <sub>I</sub> = GND		1.65 V to 5.5 V			1	μA
		Vi on SDA and PESET -		3.6 V to 5.5 V		10	20	- - - - u A
		V <sub>I</sub> on SDA and RESET = V <sub>CCI</sub> or GND,	-40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C	2.3 V to 3.6 V		6.5	15	
	Operating	$V_1$ on P port and ADDR =		1.65 V to 2.3 V		4	9	
	mode	$V_{CCP}$ , $I_0 = 0$ , I/O = inputs,		2.3 V to 3.6 V			40	
<u> </u>		f <sub>SCL</sub> = 400 kHz	85 °C < T <sub>A</sub> ≤ 125 °C	1.65 V to 2.3 V			35	
		V <sub>I</sub> on SCL, SDA and		3.6 V to 5.5 V		1.5	7	
		$\frac{1}{\text{RESET}} = V_{\text{CCI}} \text{ or GND},$	-40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C	2.3 V to 3.6 V		1	3.2	
	Standby mode	$V_{I}$ on P port and ADDR =		1.65 V to 2.3 V		0.5	1.7	-
	mode	$V_{CCP}$ , $I_0 = 0$ , I/O = inputs,		2.3 V to 3.6 V			10	
		$f_{SCL} = 0$	85 °C < T <sub>A</sub> ≤ 125 °C	1.65 V to 2.3 V			7	
	SCL, SDA, ADDR	Input at V <sub>CCI</sub> - 0.6 V, Other inputs at V <sub>CCI</sub> or GN	ND				25	
∆ I <sub>CCI</sub>	RESET	RESET at V <sub>CCI</sub> - 0.6 V, Other inputs at V <sub>CCI</sub> or GN		1.65 V to 5.5 V			55	μA
$\Delta I_{CCP}$	P port	One input at V <sub>CCP</sub> - 0.6 V Other inputs at V <sub>CCP</sub> or G					80	
Ci	SCL	V <sub>I</sub> = V <sub>CCI</sub> or GND		1.65 V to 5.5 V		6	7	pF



## 6.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range, V<sub>CCI</sub> = 1.65 V to 5.5 V (unless otherwise noted)

PARA	METER	TEST CONDITIONS	V <sub>CCP</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT
C.	SDA	V <sub>IO</sub> = V <sub>CCI</sub> or GND	1.65 V to 5.5 V	7	8	ъĘ
Cio	P port	V <sub>IO</sub> = V <sub>CCP</sub> or GND	1.05 V to 5.5 V	7.5	8.5	pF

(1) Except for I<sub>CC</sub>, all typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V V<sub>CC</sub>) and T<sub>A</sub> = 25°C. For I<sub>CC</sub>, the typical values are at V<sub>CCP</sub> = V<sub>CCI</sub> = 3.3 V and T<sub>A</sub> = 25°C.



## 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

		STANDARD I <sup>2</sup> C BL		FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μ <b>s</b>
t <sub>sp</sub>	I <sup>2</sup> C spike time	0	50	0	50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial data setup time	250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial data hold time	0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time; 10 pF to 400 pF bus		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	μs
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		μ <b>S</b>
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	4.7		0.6		μ <b>s</b>
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	4		0.6		μ <b>s</b>
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		μ <b>s</b>
t <sub>vd(data)</sub>	Valid data time; SCL low to SDA output valid		1		0.9	μ <b>s</b>
t <sub>vd(ack)</sub>	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		1		0.9	μ <b>S</b>

(1)  $C_b$  = total capacitance of one bus line in pF

## 6.7 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-4)

		STANDARD	-	FAST MC I <sup>2</sup> C BU	UNIT	
		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Reset pulse duration	4		4		ns
t <sub>REC</sub>	Reset recovery time	0		0		ns
t <sub>RESET</sub>	Time to reset <sup>(1)</sup>	600		600		ns

(1) Minimum time for SDA to become high or minimum time to wait before doing a START

## 6.8 Switching Characteristics


over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see  $\boxed{8}$  7-1)

	PARAMETER	FROM	то	STANDARD MODE I <sup>2</sup> C BUS	FAST MODE I <sup>2</sup> C BUS	UNIT
				MIN MAX	MIN MAX	
t <sub>IV</sub>	Interrupt valid time	P port	INT	4	4 4	μs
t <sub>IR</sub>	Interrupt reset delay time	SCL	INT		4 4	μs
t <sub>PV</sub>	Output data valid	SCL	P7 - P0	400	400	ns
t <sub>PS</sub>	Input data setup time	P port	SCL	0	0	ns
t <sub>PH</sub>	Input data hold time	P port	SCL	300	300	ns




## **6.9 Typical Characteristics**

 $T_A = 25^{\circ}C$  (unless otherwise noted)









TCA6416A ZHCSM91E - MAY 2009 - REVISED OCTOBER 2020








### 7 Parameter Measurement Information



SDA LOAD CONFIGURATION




BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2	Input register port data


- A. C<sub>L</sub> includes probe and jig capacitance. tocf is measured with C<sub>L</sub> of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

#### 图 7-1. I<sup>2</sup>C Interface Load Circuit And Voltage Waveforms










A. C<sub>L</sub> includes probe and jig capacitance.

B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.


C. All parameters and waveforms are not applicable to all devices.

#### 图 7-2. Interrupt Load Circuit and Voltage Waveforms






**P-PORT LOAD CONFIGURATION** 



WRITE MODE  $(R/\overline{W} = 0)$ 




READ MODE (R/W = 1)

A.  $C_L$  includes probe and jig capacitance.

- B.  $t_{pv}$  is measured from 0.7 × V<sub>CC</sub> on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

## 图 7-3. P-Port Load Circuit and Timing Waveforms



- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

#### 图 7-4. Reset Load Circuits and Voltage Waveforms



## 8 Detailed Description

## 8.1 Overview

The TCA6416A is a 16-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 1.65-V to 5.5-V operation. It provides general-purpose remote I/O expansion and bidirectional voltage translation for processors through  $I^2C$  communication, an interface consisting of serial clock (SCL), and serial data (SDA) signals.

The major benefit of the TCA6416A is its voltage translation capability over a of a wide supply voltage range. This allows the TCA6416A to interface with modern processors on the I<sup>2</sup>C side, where supply levels are lower to conserve power. In contrast to the dropping power supplies of processors, some PCB components such as LEDs, still require a 5-V power supply.

The VCCI pin is the power supply for the  $I^2C$  bus, and therefore the pull-up resistors connected to the SCL, SDA, INT, and RESET pins should be terminated at  $V_{CCI}$  on the opposite side. level of the  $I^2C$  bus to the TCA6416A. The VCCP pin is the power supply for the P-ports and if pull-up resistors are used on any P-port or LEDs are driven by any P-port, then the resistor(s) or LED(s) connected to P00-P07 and P10-P17 should be terminated at  $V_{CCP}$  on the opposite side. The device P-ports configured as outputs have the ability to sink up to 25 mA for directly driving LEDs, but the current must be limited externally with an additional resistance.

The features of the device include an interrupt that is generated on the INT pin whenever an input port changes state. The devices can also be reset to its default state by applying a low logic level to the RESET pin or by cycling power to the device and causing a power-on reset. The ADDR hardware selectable address pin allows two TCA6416A devices to be connected to the same I<sup>2</sup>C bus.

The TCA6416A open-drain interrupt ( $\overline{INT}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed. The  $\overline{INT}$ pin can be connected to the interrupt input of a processor. By sending an interrupt signal on this line, the TCA6416A can inform the processor if there is incoming data on the remote I/O ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA6416A can remain a simple slave device.


The system master can reset the TCA6416A in the event of a timeout or other improper operation by asserting a low on the  $\overline{\text{RESET}}$  input pin or by cycling the power to the VCCP pin and causing a power-on reset (POR). A reset puts the registers in their default state and initializes the I<sup>2</sup>C /SMBus state machine. The  $\overline{\text{RESET}}$  feature and a POR cause the same reset/initialization to occur, but the  $\overline{\text{RESET}}$  feature does so without powering down the part.

One hardware pin (ADDR) can be used to program and vary the fixed I<sup>2</sup>C address and allow two devices to share the same I<sup>2</sup>C bus or SMBus.

The TCA6416A's digital core consists of eight 8-bit data registers: two Configuration registers (input or output selection), two Input Port registers, two Output Port registers, and two Polarity Inversion registers. At power on or after a reset, the I/Os are configured as inputs. However, the system master can configure the I/Os as either inputs or outputs by writing to the Configuration registers. The data for each input or output is kept in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.





#### 8.2 Functional Block Diagrams



A. All I/Os are set to inputs at reset.

B. Pin numbers shown are for the PW package.





A. On power up or reset, all registers return to default values.

图 8-2. Simplified Schematic of P0 to P17

## 8.3 Feature Description

## 8.3.1 Voltage Translation

**8-1** lists all of the optional voltage supply level combinations for the I<sup>2</sup>C bus (V<sub>CCI</sub>) and the P-ports (V<sub>CCP</sub>) supported by the TCA6416A.

V <sub>CCI</sub> (SDA AND SCL OF I <sup>2</sup> C MASTER) (V)	V <sub>CCP</sub> (P-PORTS) (V)
1.8	1.8
1.8	2.5
1.8	3.3
1.8	5
2.5	1.8
2.5	2.5
2.5	3.3
2.5	5
3.3	1.8
3.3	2.5
3.3	3.3
3.3	5
5	1.8
5	2.5
5	3.3
5	5

#### 表 8-1. Voltage Translation

#### 8.3.2 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

#### 8.3.3 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iv}$ , the signal  $\overline{INT}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or when data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{INT}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register.

The  $\overline{INT}$  output has an open-drain structure and requires pull-up resistor to V<sub>CCP</sub> or V<sub>CCI</sub> depending on the application.  $\overline{INT}$  should be connected to the voltage source of the device that requires the interrupt information.

#### 8.3.4 Reset Input (RESET)

The RESET input can be asserted to initialize the system while keeping the V<sub>CCP</sub> at its operating level. A reset can be accomplished by holding the RESET pin low for a minimum of t<sub>W</sub>. The TCA6416A registers and I<sup>2</sup>C/ SMBus state machine are changed to their default state once RESET is low (0). When RESET is high (1), the I/O levels at the P port can be changed externally or through the master. This input requires a pull-up resistor to V<sub>CCI</sub>, if no active connection is used.



#### 8.4 Device Functional Modes

#### 8.4.1 Power-On Reset

When power (from 0 V) is applied to  $V_{CCP}$ , an internal power-on reset holds the TCA6416A in a reset condition until  $V_{CCP}$  has reached  $V_{POR}$ . At that time, the reset condition is released, and the TCA6416A registers and I<sup>2</sup>C/SMBus state machine initializes to their default states. After that,  $V_{CCP}$  must be lowered to below  $V_{PORF}$  and back up to the operating voltage for a power-reset cycle.

#### 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high (see [8] 8-3). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/ $\overline{W}$ ).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/ output during the high of the ACK-related clock pulse. The address (ADDR) input of the slave device must not be changed between the Start and the Stop conditions.

On the  $I^2C$  bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see 8 8-4).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see 8 8-3).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see 8 8-5). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.





图 8-4. Bit Transfer





### 图 8-5. Acknowledgment on the I<sup>2</sup>C Bus

BYTE		BIT											
DITE	7 (MSB)	6	5	4	3	2	1	0 (LSB)					
I <sup>2</sup> C slave address	L	Н	L	L	L	L	ADDR	R/ W					
I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00					
	P17	P16	P15	P14	P13	P12	P11	P10					

## 8.6 Register Maps

## 8.6.1 Device Address

The address of the TCA6416A is shown in  $\underline{886}$ .




图 8-6. TCA6416A Address	冬	8-6.	TCA	6416A	Address	
-------------------------	---	------	-----	-------	---------	--

	表 8-3. Address Reference											
ADDR	I <sup>2</sup> C BUS SLAVE ADDRESS											
L	32 (decimal), 20 (hexadecimal)											
Н	33 (decimal), 21 (hexadecimal)											


The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

#### 8.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte, which is stored in the control register in the TCA6416A. Three bits of this data byte state the operation (read or write) and the internal registers (input, output, polarity inversion, or configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.



Once a new command has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.



#### 图 8-7. Control Register Bits

	CONTROL REGISTER BITS							COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP
B7	B6	B5	B4	B3	B2	B1	B0	(HEX)	REGISTER	FROTOCOL	DEFAULT
0	0	0	0	0	0	0	0	00	Input Port 0	Read byte	xxxx xxxx <sup>(1)</sup>
0	0	0	0	0	0	0	1	01	Input Port 1	Read byte	xxxx xxxx <sup>(1)</sup>
0	0	0	0	0	0	1	0	02	Output Port 0	Read/write byte	1111 1111
0	0	0	0	0	0	1	1	03	Output Port 1	Read/write byte	1111 1111
0	0	0	0	0	1	0	0	04	Polarity Inversion 0	Read/write byte	0000 0000
0	0	0	0	0	1	0	1	05	Polarity Inversion 1	Read/write byte	0000 0000
0	0	0	0	0	1	1	0	06	Configuration 0	Read/write byte	1111 1111
0	0	0	0	0	1	1	1	07	Configuration 1	Read/write byte	1111 1111

#### 表 8-4. Command Byte

(1) Undefined

#### 8.6.3 Register Descriptions

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. They act only on read operation. Writes to these registers have no effect. The default value (X) is determined by the externally applied logic level. Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register will be accessed next.

BIT	I-07	I-06	I-05	I-04	I-03	I-02	I-01	I-00
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х
BIT	I-17	I-16	I-15	I-14	I-13	I-12	I-11	I-10
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х

#### 表 8-5. Registers 0 and 1 (Input Port Registers)

The Output Port registers (registers 2 and 3) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

-												
BIT	O-07	O-06	O-05	O-04	O-03	O-02	O-01	O-00				
DEFAULT	1	1	1	1	1	1	1	1				
BIT	O-17	O-16	O-15	O-14	O-13	O-12	O-11	O-10				
DEFAULT	1	1	1	1	1	1	1	1				

#### 表 8-6. Registers 2 and 3 (Output Port Registers)

The Polarity Inversion registers (register 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in these registers is cleared (written with a 0), the corresponding port pin's original polarity is retained.

#### 表 8-7. Registers 4 and 5 (Polarity Inversion Registers)

							,	
BIT	P-07	P-06	P-05	P-04	P-03	P-02	P-01	P-00
DEFAULT	0	0	0	0	0	0	0	0

#### 表 8-7. Registers 4 and 5 (Polarity Inversion Registers) (continued)

BIT	P-17	P-16	P-15	P-14	P-13	P-12	P-11	P-10				
DEFAULT	0	0	0	0	0	0	0	0				

The Configuration registers (registers 6 and 7) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output.

BIT	C-07	C-06	C-05	C-04	C-03	C-02	C-01	C-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	C-17	C-16	C-15	C-14	C-13	C-12	C-11	C-10
DEFAULT	1	1	1	1	1	1	1	1

#### 表 8-8. Registers 6 and 7 (Configuration Registers)

#### 8.6.4 Bus Transactions


Data is exchanged between the master and TCA6416A through write and read commands.

#### 8.6.4.1 Writes

Data is transmitted to the TCA6416A by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see 8 8-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.

The eight registers within the TCA6416A are configured to operate as four register pairs. The four pairs are input ports, output ports, polarity inversion ports and configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see 888 and 889). For example, if the first byte is send to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.



#### 图 8-8. Write to Output Port Register






图 8-9. Write to Configuration or Polarity Inversion Registers

#### 8.6.4.2 Reads

The bus master first must send the TCA6416A address with the LSB set to a logic 0 (see 🛽 8-6 for device address). The command byte is sent after the address and determines which register is accessed.

After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA6416A (see 8 - 10 and 8 - 11).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflects the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





图 8-10. Read From Register





- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from P port (see 🔀 8-10).





## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


#### 9.1 Application Information

Applications of the TCA6416A will have this device connected as a slave to an I2C master (processor), and the I2C bus may contain any number of other slave devices. The TCA6416A will be in a remote location from the master, placed close to the GPIOs to which the master needs to monitor or control.

A typical application of the TCA6416A will operate with a lower voltage on the master side (VCCI), and a higher voltage on the P-port side (VCCP). The P-ports can be configured as outputs connected to inputs of devices such as enable, reset, power select, the gate of a switch, and LEDs. The P-ports can also be configured as inputs to receive data from interrupts, alarms, status outputs, or push buttons.

### 9.2 Typical Application

图 9-1 shows an application in which the TCA6416A can be used.



A. Device address configured as 0100000 for this example.

- B. P00 and P02 P10 are configured as inputs.
- C. P01 and P11 P17 are configured as outputs.
- D. Pin numbers shown are for the PW package.
- E. Resistors are required for inputs (on P port) that may float. If a driver to an input will never let the input float, a resistor is not needed. Outputs (in the P port) do not need pullup resistors.

#### 图 9-1. Typical Application Schematic



#### 9.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE									
I <sup>2</sup> C input voltage (V <sub>CCI</sub> )	1.8 V									
P-port input/output voltage (V <sub>CCP</sub> )	5 V									
Output current rating, P-port sinking (I <sub>OL</sub> )	25 mA									
Output current rating, P-port sourcing (I <sub>OH</sub> )	10 mA									
l <sup>2</sup> C bus clock (SCL) speed	400 kHz									

#### 表 9-1. Design Parameters

#### 9.2.2 Detailed Design Procedure

The pull-up resistors, R<sub>P</sub>, for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the l<sup>2</sup>C bus. The minimum pull-up resistance is a function of  $V_{CC}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$ :

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
<sup>(1)</sup>

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$ :

$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{\mathsf{t}_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9538, C<sub>i</sub> for SCL or C<sub>io</sub> for SDA, the capacitance of wires/connections/traces, and the capacitance of additional slaves on the bus.

#### 9.2.2.1 Minimizing I<sub>CC</sub> When I/Os Control LEDs

When the I/Os are used to control LEDs, normally they are connected to  $V_{CC}$  through a resistor as shown in 9-2. For a P-port configured as an input,  $I_{CC}$  increases as  $V_I$  becomes lower than  $V_{CC}$ . The LED is a diode, with threshold voltage  $V_T$ , and when a P-port is configured as an input the LED will be off but  $V_I$  is a  $V_T$  drop below  $V_{CC}$ .

For battery-powered applications, it is essential that the voltage of P-ports controlling LEDs is greater than or equal to  $V_{CC}$  when the P-ports are configured as input to minimize current consumption. A 9-2 shows a high-value resistor in parallel with the LED. 9-3 shows  $V_{CC}$  less than the LED supply voltage by at least  $V_T$ . Both of these methods maintain the I/O  $V_I$  at or above  $V_{CC}$  and prevents additional supply current consumption when the P-port is configured as an input and the LED is off.




图 9-2. High-Value Resistor in Parallel With LED








图 9-3. Device Supplied by a Lower Voltage







## **10 Power Supply Recommendations**

## **10.1 Power-On Reset Requirements**

In the event of a glitch or data corruption, TCA6416A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in  $\underline{\mathbb{N}}$  10-1 and  $\underline{\mathbb{N}}$  10-2.




图 10-1. V<sub>CC</sub> is Lowered Below 0.2 V or 0 V and Then Ramped up to  $V_{CC}$ 




图 10-2.  $V_{CC}$  is Lowered Below the POR Threshold, Then Ramped Back up to  $V_{CC}$ 


表 10-1 specifies the performance of the power-on reset feature for TCA6416A for both types of power-on reset.

	PARAMETER <sup>(1)</sup> <sup>(2)</sup>		MIN	TYP	MAX	UNIT			
t <sub>FT</sub>	Fall rate	See 图 10-1	0.1		2000	ms			
t <sub>RT</sub>	Rise rate	See 图 10-1	0.1		2000	ms			
t <sub>TRR_GND</sub>	Time to re-ramp (when $V_{CC}$ drops to GND)	See 图 10-1	1			μ <b>s</b>			
t <sub>TRR_POR50</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{POR\_MIN}~^-~50$ mV)	See 图 10-2	1			μ <b>s</b>			
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX\_GW}$ = 1 $~\mu$ s	See 图 10-3			1.2	V			
t <sub>GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH}$ = 0.5 × $V_{CCx}$	See 图 10-3			10	μs			
V <sub>PORF</sub>	Voltage trip point of POR on falling $V_{CC}$		0.7			V			
V <sub>PORR</sub>	Voltage trip point of POR on fising $V_{CC}$				1.4	V			

(1)  $T_A = 25^{\circ}C$  (unless otherwise noted).

(2) Not tested. Specified by design.

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. 🛽 10-3 and  $\gtrsim$  10-1 provide more information on how to measure these specifications.





 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the V<sub>CC</sub> being lowered to or from 0. 🛛 10-4 and  $\gtrsim$  10-1 provide more details on this specification.




图 10-4. V<sub>POR</sub>



## 11 Layout

### 11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA6416A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCCP pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors should be placed as close to the TCA6416A as possible. These best practices are shown in 🕅 11-1.

For the layout example provided in  $\mathbb{X}$  11-1, it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power (V<sub>CCI</sub> and V<sub>CCP</sub>) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to V<sub>CCI</sub>, V<sub>CCP</sub>, or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in  $\mathbb{X}$  11-1.



## 11.2 Layout Example




图 11-1. TCA6416A Layout



## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.2 Support Resources**

TI E2E<sup>m</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

**TI E2E<sup>™</sup>** is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### **12.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要声明和免责声明

TI提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将独自承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 ()或 TI.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方 式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020,德州仪器 (TI) 公司



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCA6416APWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH416A	Samples
TCA6416ARTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PH416A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA6416APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TCA6416ARTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Dec-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA6416APWR	TSSOP	PW	24	2000	853.0	449.0	35.0
TCA6416ARTWR	WQFN	RTW	24	3000	853.0	449.0	35.0

# **PW0024A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0024A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0024A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  F. Falls within JEDEC M0-220.




# RTW0024B

## **PACKAGE OUTLINE**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




# RTW0024B

# **EXAMPLE BOARD LAYOUT**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# RTW0024B

## **EXAMPLE STENCIL DESIGN**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司