



# TCA9539 Low Voltage 16-Bit I<sup>2</sup>C and SMBus Low-Power I/O Expander with Interrupt Output, Reset Pin, and Configuration Registers

## 1 Features

- I<sup>2</sup>C to Parallel Port Expander
- Low Standby-Current Consumption
- Open-Drain Active-Low Interrupt Output
- Active-Low Reset Input
- 5-V Tolerant I/O Ports
- Compatible With Most Microcontrollers
- 400-kHz Fast I<sup>2</sup>C Bus
- Input and Output Configuration Register
- Polarity Inversion Register
- Internal Power-on Reset
- No Glitch on Power Up
- Noise Filter on SCL and SDA Inputs
- Address by Two Hardware Address Pins for Use of up to Four Devices
- Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Servers
- Routers (Telecom Switching Equipment)
- Personal Computers, smartphones
- Industrial Automation
- I<sup>2</sup>C GPIO Expansion

## 3 Description

The TCA9539 is a 24-pin device that provides 16 bits of general purpose parallel input and output (I/O) expansion for the two-line bidirectional I<sup>2</sup>C bus (or SMBus protocol). The device can operate with a power supply voltage ( $V_{CC}$ ) range from 1.65 V to 5.5 V. The device supports 100-kHz (I<sup>2</sup>C Standard mode) and 400-kHz (I<sup>2</sup>C Fast mode) clock frequencies. I/O expanders such as the TCA9539 provide a simple solution when additional I/Os are needed for switches, sensors, push-buttons, LEDs, fans, and other similar devices.


The features of the TCA9539 include an interrupt that is generated on the INT pin whenever an input port changes state. The A0 and A1 hardware selectable address pins allow up to four TCA9539 devices on the same I<sup>2</sup>C bus. The device can be reset to its default state by cycling the power supply and causing a power-on-reset. Also, the TCA9539 has a hardware RESET pin that can be used to reset the device to its default state.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TCA9539	TSSOP (24)	7.80 mm × 4.40 mm
	WQFN (24)	4.00 mm × 4.00 mm
	VQFN (24)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.3 Feature Description .....	<b>18</b>
<b>2 Applications</b> .....	<b>1</b>	8.4 Device Functional Modes .....	<b>19</b>
<b>3 Description</b> .....	<b>1</b>	8.5 Programming .....	<b>19</b>
<b>4 Revision History</b> .....	<b>2</b>	8.6 Register Maps .....	<b>21</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Application and Implementation</b> .....	<b>26</b>
<b>6 Specifications</b> .....	<b>5</b>	9.1 Application Information .....	<b>26</b>
6.1 Absolute Maximum Ratings .....	<b>5</b>	9.2 Typical Application .....	<b>26</b>
6.2 ESD Ratings .....	<b>5</b>	<b>10 Power Supply Recommendations</b> .....	<b>29</b>
6.3 Recommended Operating Conditions .....	<b>5</b>	10.1 Power-On Reset Requirements .....	<b>29</b>
6.4 Thermal Information .....	<b>6</b>	<b>11 Layout</b> .....	<b>31</b>
6.5 Electrical Characteristics .....	<b>6</b>	11.1 Layout Guidelines .....	<b>31</b>
6.6 I <sup>2</sup> C Interface Timing Requirements .....	<b>7</b>	11.2 Layout Example .....	<b>32</b>
6.7 RESET Timing Requirements .....	<b>8</b>	<b>12 Device and Documentation Support</b> .....	<b>33</b>
6.8 Switching Characteristics .....	<b>8</b>	12.1 Documentation Support .....	<b>33</b>
6.9 Typical Characteristics .....	<b>9</b>	12.2 Community Resources .....	<b>33</b>
<b>7 Parameter Measurement Information</b> .....	<b>12</b>	12.3 Trademarks .....	<b>33</b>
<b>8 Detailed Description</b> .....	<b>16</b>	12.4 Electrostatic Discharge Caution .....	<b>33</b>
8.1 Overview .....	<b>16</b>	12.5 Glossary .....	<b>33</b>
8.2 Functional Block Diagram .....	<b>17</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>33</b>



## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (October 2015) to Revision C	Page
• Made changes to <i>Interrupt (<math>\overline{INT}</math>) Output</i> and <i>Reads</i> section .....	<b>1</b>
• Made changes to <i>Recommended Operating Conditions</i> .....	<b>1</b>
• Made changes to <i>Electrical Characteristics</i> .....	<b>1</b>
• Added I <sub>OL</sub> for different T <sub>j</sub> .....	<b>5</b>
• Removed $\Delta I_{CC}$ spec from the <i>Electrical Characteristics</i> table, added $\Delta I_{CC}$ typical characteristics graph .....	<b>6</b>
• Changed I <sub>CC</sub> standby into different input states, with increased maximums .....	<b>7</b>
• Changed C <sub>io</sub> maximum .....	<b>7</b>
• Removed $\Delta I_{CC}$ spec from the <i>Electrical Characteristics</i> table, added $\Delta I_{CC}$ typical characteristics graph .....	<b>7</b>
• Clarified interrupt reset time (t <sub>ir</sub> ) with respect to falling edge of ACK related SCL pulse. ....	<b>13</b>
• Updated <i>Figure 33</i> and <i>Figure 34</i> .....	<b>25</b>
• Power on reset requirements relaxed .....	<b>29</b>

Changes from Revision A (September 2009) to Revision B	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section. ....	<b>1</b>
• Added RGE package .....	<b>1</b>
• Added Thermal Information table .....	<b>6</b>
• Added "Time to reset; V <sub>CC</sub> = 1.65 V - 2.3 V" parameter to <i>RESET Timing Requirements</i> table. ....	<b>8</b>
• Added "Output data valid; V <sub>CC</sub> = 1.65 V - 2.3 V" to <i>Switching Characteristics</i> table. ....	<b>8</b>

## 5 Pin Configuration and Functions



### Pin Functions

NAME	NO.		I/O	DESCRIPTION
	TSSOP (PW)	QFN (RTW, RGE)		
A0	21	18	I	Address input. Connect directly to V <sub>CC</sub> or ground
A1	2	23	I	Address input. Connect directly to V <sub>CC</sub> or ground
GND	12	9	—	Ground
INT	1	22	O	Interrupt open-drain output. Connect to V <sub>CC</sub> through a pull-up resistor
RESET	3	24	I	Active-low reset input. Connect to V <sub>CC</sub> through a pull-up resistor if no active connection is used
P00	4	1	I/O	P-port input-output. Push-pull design structure. At power on, P00 is configured as an input
P01	5	2	I/O	P-port input-output. Push-pull design structure. At power on, P01 is configured as an input
P02	6	3	I/O	P-port input-output. Push-pull design structure. At power on, P02 is configured as an input
P03	7	4	I/O	P-port input-output. Push-pull design structure. At power on, P03 is configured as an input
P04	8	5	I/O	P-port input-output. Push-pull design structure. At power on, P04 is configured as an input
P05	9	6	I/O	P-port input-output. Push-pull design structure. At power on, P05 is configured as an input
P06	10	7	I/O	P-port input-output. Push-pull design structure. At power on, P06 is configured as an input
P07	11	8	I/O	P-port input-output. Push-pull design structure. At power on, P07 is configured as an input
P10	13	10	I/O	P-port input-output. Push-pull design structure. At power on, P10 is configured as an input
P11	14	11	I/O	P-port input-output. Push-pull design structure. At power on, P11 is configured as an input
P12	15	12	I/O	P-port input-output. Push-pull design structure. At power on, P12 is configured as an input
P13	16	13	I/O	P-port input-output. Push-pull design structure. At power on, P13 is configured as an input
P14	17	14	I/O	P-port input-output. Push-pull design structure. At power on, P14 is configured as an input

**Pin Functions (continued)**

NAME	NO.		I/O	DESCRIPTION
	TSSOP (PW)	QFN (RTW, RGE)		
P15	18	15	I/O	P-port input-output. Push-pull design structure. At power on, P15 is configured as an input
P16	19	16	I/O	P-port input-output. Push-pull design structure. At power on, P16 is configured as an input
P17	20	17	I/O	P-port input-output. Push-pull design structure. At power on, P17 is configured as an input
SCL	22	19	I	Serial clock bus. Connect to $V_{CC}$ through a pull-up resistor
SDA	23	20	I/O	Serial data bus. Connect to $V_{CC}$ through a pull-up resistor
$V_{CC}$	24	21	—	Supply voltage

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		−0.5	6	V
V <sub>I</sub>	Input voltage <sup>(2)</sup>		−0.5	6	V
V <sub>O</sub>	Output voltage <sup>(2)</sup>		−0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		−20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		−20	mA
I <sub>IOK</sub>	Input-output clamp current	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub>		±20	mA
I <sub>OL</sub>	Continuous output low current	V <sub>O</sub> = 0 to V <sub>CC</sub>		50	mA
I <sub>OH</sub>	Continuous output high current	V <sub>O</sub> = 0 to V <sub>CC</sub>		−50	mA
I <sub>CC</sub>	Continuous current through GND			−250	mA
	Continuous current through V <sub>CC</sub>			160	
T <sub>J(MAX)</sub>	Maximum junction temperature			100	°C
T <sub>stg</sub>	Storage temperature		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 6.3 Recommended Operating Conditions

				MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage			1.65	5.5	V	
V <sub>IH</sub>	High-level input voltage	SCL, SDA		0.7 × V <sub>CC</sub>	V <sub>CC</sub> <sup>(1)</sup>	V	
		A0, A1, $\overline{\text{RESET}}$ , P07–P00, P10–P17		0.7 × V <sub>CC</sub>	5.5		
V <sub>IL</sub>	Low-level input voltage	SCL, SDA, A0, A1, $\overline{\text{RESET}}$ , P07–P00, P10–P17			–0.5	0.3 × V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	P07–P00, P17–P10			–10		mA
I <sub>OL</sub>	Low-level output current <sup>(2)</sup>	P00–P07, P10–P17	T <sub>j</sub> ≤ 65°C		25	mA	
			T <sub>j</sub> ≤ 85°C		18		
			T <sub>j</sub> ≤ 100°C		11		
I <sub>OL</sub>	Low-level output current <sup>(2)</sup>	$\overline{\text{INT}}$ , SDA	T <sub>j</sub> ≤ 85°C		6	mA	
			T <sub>j</sub> ≤ 100°C		3.5		
T <sub>A</sub>	Operating free-air temperature			–40	85	°C	

- (1) For voltages applied above V<sub>CC</sub>, an increase in I<sub>CC</sub> will result.
- (2) The values shown apply to specific junction temperatures, which depend on the R<sub>θJA</sub> of the package used. See the [Calculating Junction Temperature and Power Dissipation](#) section on how to calculate the junction temperature.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TCA9539			UNIT
		PW (TSSOP)	RTW (WQFN)	RGE (VQFN)	
		24 PINS	24 PINS	24 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	108.8	43.6	48.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	54.	46.2	58.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	62.8	22.1	27.1	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	11.1	1.5	3.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	62.3	22.2	27.2	°C/W
R <sub>θJC(bottom)</sub>	Junction-to-case (bottom) thermal resistance	—	10.7	15.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = −18 mA	1.65 V to 5.5 V	−1.2			V
V <sub>POR R</sub>	Power-on reset voltage, V <sub>CC</sub> rising	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	1.65 V to 5.5 V		1.2	1.5	V
V <sub>POR F</sub>	Power-on reset voltage, V <sub>CC</sub> falling		1.65 V to 5.5 V	0.75	1		
V <sub>OH</sub>	P-port high-level output voltage <sup>(2)</sup>	I <sub>OH</sub> = −8 mA	1.65 V	1.2			V
			2.3 V	1.8			
			3 V	2.6			
			4.75 V	4.1			
		I <sub>OH</sub> = −10 mA	1.65 V	1			
			2.3 V	1.7			
			3 V	2.5			
			4.75 V	4			
I <sub>OL</sub>	SDA	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3			mA
	P port <sup>(3)</sup>	V <sub>OL</sub> = 0.5 V	1.65 V to 5.5 V	8			
		V <sub>OL</sub> = 0.7 V	1.65 V to 5.5 V	10			
	$\overline{\text{INT}}$	V <sub>OL</sub> = 0.4 V		3			
I <sub>I</sub>	SCL, SDA	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V			±1	μA
	A0, A1, $\overline{\text{RESET}}$					±1	
I <sub>IH</sub>	P port	V <sub>I</sub> = V <sub>CC</sub>	1.65 V to 5.5 V			1	μA
I <sub>IL</sub>	P port	V <sub>I</sub> = GND	1.65 V to 5.5 V			−1	μA

(1) All typical values are at nominal supply voltage (1.8-, 2.5-, 3.3-, or 5-V V<sub>CC</sub>) and T<sub>A</sub> = 25°C.

(2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07–P00 and P17–P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.

(3) The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07–P00 and 80 mA for P17–P10).

## Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>CC</sub>	Operating mode	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0, I/O = inputs, f <sub>SCL</sub> = 400 kHz, no load		5.5 V		22	40	μA
				3.6 V		11	30	
				2.7 V		8	19	
				1.95 V		5	11	
	Standby mode	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0, I/O = inputs, f <sub>SCL</sub> = 0 kHz, no load	V <sub>I</sub> = V <sub>CC</sub>	5.5 V		1.5	3.9	
				3.6 V		0.9	2.2	
				2.7 V		0.6	1.8	
				1.95 V		0.4	1.5	
		V <sub>I</sub> = GND	5.5 V		1.5	8.7		
			3.6 V		0.9	4		
			2.7 V		0.6	3		
			1.95 V		0.4	2.2		
C <sub>i</sub>	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND		1.65 V to 5.5 V		3	8	pF
C <sub>io</sub>	SDA	V <sub>IO</sub> = V <sub>CC</sub> or GND		1.65 V to 5.5 V		3	9.5	pF
	P port					3.7	9.5	

## 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 19](#))

			MIN	MAX	UNIT
I <sup>2</sup> C BUS—STANDARD MODE					
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		4.7		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		4		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		3.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF

				MIN	MAX	UNIT
<b>I<sup>2</sup>C BUS—FAST MODE</b>						
f <sub>scl</sub>	I <sup>2</sup> C clock frequency			0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time			0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time			1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time				50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time			100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time			0		ns

**TCA9539**

SCPS202C – OCTOBER 2009 – REVISED MAY 2016

[www.ti.com](http://www.ti.com)

		MIN	MAX	UNIT
$t_{icr}$	I <sup>2</sup> C input rise time	20	300	ns
$t_{icf}$	I <sup>2</sup> C input fall time	$20 \times (V_{CC} / 5.5 \text{ V})$	300	ns
$t_{ocf}$	I <sup>2</sup> C output fall time	10-pF to 400-pF bus $20 \times (V_{CC} / 5.5 \text{ V})$	300	ns
$t_{buf}$	I <sup>2</sup> C bus free time between stop and start	1.3		μs
$t_{sts}$	I <sup>2</sup> C start or repeated start condition setup	0.6		μs
$t_{sth}$	I <sup>2</sup> C start or repeated start condition hold	0.6		μs
$t_{sps}$	I <sup>2</sup> C stop condition setup	0.6		μs
$t_{vd(data)}$	Valid data time	SCL low to SDA output valid	0.9	μs
$t_{vd(ack)}$	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.9	μs
$C_b$	I <sup>2</sup> C bus capacitive load		400	pF

## 6.7 RESET Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 22](#))

		MIN	MAX	UNIT
$t_W$	Reset pulse duration	6		ns
$t_{REC}$	Reset recovery time	0		ns
$t_{RESET}$	Time to reset; for $V_{CC} = 2.3 \text{ V} - 5.5 \text{ V}$	400		ns
	Time to reset; for $V_{CC} = 1.65 \text{ V} - 2.3 \text{ V}$	550		ns

## 6.8 Switching Characteristics

over recommended operating free-air temperature range,  $C_L \leq 100 \text{ pF}$  (unless otherwise noted) (see [Figure 20](#) and [Figure 21](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
$t_{iv}$	Interrupt valid time	P port $\overline{INT}$		4	μs
$t_{ir}$	Interrupt reset delay time	SCL $\overline{INT}$		4	μs
$t_{pv}$	Output data valid; For $V_{CC} = 2.3 \text{ V} - 5.5 \text{ V}$	SCL P port		200	ns
	Output data valid; For $V_{CC} = 1.65 \text{ V} - 2.3 \text{ V}$			300	ns
$t_{ps}$	Input data setup time	P port SCL	150		ns
$t_{ph}$	Input data hold time	P port SCL	1		μs



## 6.9 Typical Characteristics

$T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 1. Supply Current vs Temperature for Different Supply Voltage ( $V_{CC}$ )




Figure 2. Standby Supply Current vs Temperature for Different Supply Voltage ( $V_{CC}$ )




Figure 3. Supply Current vs Supply Voltage for Different Temperature ( $T_A$ )




Figure 4. I/O Sink Current vs Output Low Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 1.65\text{ V}$




Figure 5. I/O Sink Current vs Output Low Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 1.8\text{ V}$




Figure 6. I/O Sink Current vs Output Low Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 2.5\text{ V}$

## Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 7. I/O Sink Current vs Output Low Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 3.3\text{ V}$




Figure 8. I/O Sink Current vs Output Low Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 5\text{ V}$




Figure 9. I/O Sink Current vs Output Low Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 5.5\text{ V}$




Figure 10. I/O Low Voltage vs Temperature for Different  $V_{CC}$  and  $I_{OL}$




Figure 11. I/O Source Current vs Output High Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 1.65\text{ V}$






Figure 12. I/O Source Current vs Output High Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 1.8\text{ V}$

## Typical Characteristics (continued)


$T_A = 25^\circ\text{C}$  (unless otherwise noted)




**Figure 13. I/O Source Current vs Output High Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 2.5\text{ V}$**




**Figure 14. I/O Source Current vs Output High Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 3.3\text{ V}$**




**Figure 15. I/O Source Current vs Output High Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 5\text{ V}$**



**Figure 16. I/O Source Current vs Output High Voltage for Different Temperature ( $T_A$ ) for  $V_{CC} = 5.5\text{ V}$**




**Figure 17.  $V_{CC} - V_{OH}$  Voltage vs Temperature for Different  $V_{CC}$**




**Figure 18.  $\Delta I_{CC}$  vs Temperature for Different  $V_{CC}$  ( $V_I = V_{CC} - 0.6\text{ V}$ )**

## 7 Parameter Measurement Information



SDA Load Configuration




Voltage Waveforms

BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data

- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\text{ }\Omega$ ,  $t_r/t_f \leq 30\text{ ns}$ .
- C. All parameters and waveforms are not applicable to all devices.


**Figure 19. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms**

## Parameter Measurement Information (continued)



**Figure 20. Interrupt Load Circuit and Voltage Waveforms**


## Parameter Measurement Information (continued)



- $C_L$  includes probe and jig capacitance.
- $t_{pv}$  is measured from  $0.7 \times V_{CC}$  on SCL to 50% I/O ( $P_n$ ) output.
- All inputs are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq 30$  ns.
- The outputs are measured one at a time, with one transition per measurement.
- All parameters and waveforms are not applicable to all devices.

**Figure 21. P-Port Load Circuit and Voltage Waveforms**

## Parameter Measurement Information (continued)



- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq 30$  ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

**Figure 22. Reset Load Circuits and Voltage Waveforms**

## 8 Detailed Description

### 8.1 Overview

The TCA9539 is a 16-bit Input-Output expander for the two-line bidirectional bus (I<sup>2</sup>C) designed for 1.65-V to 5.5-V V<sub>CC</sub> operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I<sup>2</sup>C interface, serial clock (SCL) and serial data (SDA).

The TCA9539 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration register bits. The data for each input or output is kept in the corresponding Input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the TCA9539 in the event of a time-out or other improper operation by asserting a low in the  $\overline{\text{RESET}}$  input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C-SMBus state machine. Asserting  $\overline{\text{RESET}}$  causes the same reset-initialization to occur without depowering the part.

The TCA9539 open-drain interrupt ( $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

$\overline{\text{INT}}$  can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA9539 can remain a simple slave device.


The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption.

The TCA9539 is similar to the PCA9555, except for the removal of the internal I/O pull-up resistor, which greatly reduces power consumption when the I/Os are held low, replacement of A2 with  $\overline{\text{RESET}}$ , and a different address range. The TCA9539 is equivalent to the PCA9539 with lower voltage support (down to V<sub>CC</sub> = 1.65 V), and also improved power-on-reset circuitry for different application scenarios.

Two hardware pins (A0 and A1) are used to program and vary the fixed I<sup>2</sup>C address and allow up to four devices to share the same I<sup>2</sup>C bus or SMBus.



## 8.2 Functional Block Diagram




Copyright © 2016, Texas Instruments Incorporated

- A. Pin numbers shown are for PW package.
- B. All I/Os are set to inputs at reset.

**Figure 23. Logic Diagram (Positive Logic)**

## Functional Block Diagram (continued)



(1) At power-on reset, all registers return to default values.

**Figure 24. Simplified Schematic of P-Port I/Os**

## 8.3 Feature Description

### 8.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above V<sub>CC</sub> to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either V<sub>CC</sub> or GND. The external voltage applied to this I/O pin must not exceed the recommended levels for proper operation.

### 8.3.2 RESET Input

A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin low for a minimum of  $t_{\text{W}}$ . The TCA9539 registers and I<sup>2</sup>C/SMBus state machine are held in their default states until  $\overline{\text{RESET}}$  is once again high. This input requires a pull-up resistor to V<sub>CC</sub>, if no active connection is used.

## Feature Description (continued)

### 8.3.3 Interrupt ( $\overline{\text{INT}}$ ) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{IV}$ , the signal  $\overline{\text{INT}}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Note that the  $\overline{\text{INT}}$  is reset at the ACK just before the byte of changed data is sent. Interrupts that occur during the ACK clock pulse can be lost (or be very short) because of the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{\text{INT}}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. Because each 8-bit port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1, or vice versa.

$\overline{\text{INT}}$  has an open-drain structure and requires a pull-up resistor to  $V_{CC}$ .

## 8.4 Device Functional Modes

### 8.4.1 Power-On Reset

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the TCA9539 in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At that point, the reset condition is released and the TCA9539 registers and I<sup>2</sup>C-SMBus state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below  $V_{PORF}$  and then back up to the operating voltage for a power-reset cycle.

## 8.5 Programming

### 8.5.1 I<sup>2</sup>C Interface

The TCA9539 has a standard bidirectional I<sup>2</sup>C interface that is controlled by a master device in order to be configured or read the status of this device. Each slave on the I<sup>2</sup>C bus has a specific device address to differentiate between other slave devices that are on the same I<sup>2</sup>C bus. Many slave devices require configuration upon startup to set the behavior of the device. This is typically done when the master accesses internal register maps of the slave, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read. For more information see *Understanding the I<sup>2</sup>C Bus*, [SLVA704](#).


The physical I<sup>2</sup>C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I<sup>2</sup>C lines. For further details, see *I<sup>2</sup>C Pull-up Resistor Calculation*, [SLVA689](#). Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition. See [Table 1](#).

[Figure 25](#) and [Figure 26](#) show the general procedure for a master to access a slave device:


1. If a master wants to send data to a slave:
  - Master-transmitter sends a START condition and addresses the slave-receiver.
  - Master-transmitter sends data to slave-receiver.
  - Master-transmitter terminates the transfer with a STOP condition.
2. If a master wants to receive or read data from a slave:
  - Master-receiver sends a START condition and addresses the slave-transmitter.
  - Master-receiver sends the requested register to read to slave-transmitter.
  - Master-receiver receives data from the slave-transmitter.

## Programming (continued)

- Master-receiver terminates the transfer with a STOP condition.



**Figure 25. Definition of Start and Stop Conditions**



**Figure 26. Bit Transfer**

Table 1 shows the interface definition.


**Table 1. Interface Definition**

BYTE	BIT							
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C slave address	H	H	H	L	H	A1	A0	R/W
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10

## 8.6 Register Maps

### 8.6.1 Device Address

Figure 27 shows the address byte of the TCA9539.



**Figure 27. TCA9539 Address**

Table 2 shows the address reference of the TCA9539.

**Table 2. Address Reference**

INPUTS		I <sup>2</sup> C BUS SLAVE ADDRESS
A1	A0	
L	L	116 (decimal), 0x74 (hexadecimal)
L	H	117 (decimal), 0x75 (hexadecimal)
H	L	118 (decimal), 0x76 (hexadecimal)
H	H	119 (decimal), 0x77 (hexadecimal)


The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

Note that the I<sup>2</sup>C addresses shown above are the 7-bit, right-justified hexadecimal values.

### 8.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte shown in Table 3 that is stored in the control register in the TCA9539. Three bits of this data byte state the operation (read or write) and the internal register (input, output, Polarity Inversion or Configuration) that is affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

When a command byte has been sent, the register pair that was addressed continues to be accessed by reads until a new command byte has been sent. Figure 28 shows the control register bits.



**Figure 28. Control Register Bits**

**Table 3. Command Byte**

CONTROL REGISTER BITS			COMMAND BYTE (HEX)	REGISTER	PROTOCOL	POWER-UP DEFAULT
B2	B1	B0				
0	0	0	0x00	Input Port 0	Read byte	xxxx xxxx
0	0	1	0x01	Input Port 1	Read byte	xxxx xxxx
0	1	0	0x02	Output Port 0	Read/write byte	1111 1111
0	1	1	0x03	Output Port 1	Read/write byte	1111 1111
1	0	0	0x04	Polarity Inversion Port 0	Read/write byte	0000 0000
1	0	1	0x05	Polarity Inversion Port 1	Read/write byte	0000 0000
1	1	0	0x06	Configuration Port 0	Read/write byte	1111 1111
1	1	1	0x07	Configuration Port 1	Read/write byte	1111 1111

### 8.6.3 Register Descriptions

The Input Port registers (registers 0 and 1) shown in [Table 4](#) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register is accessed next. See the [Writes](#) section for more information and examples.

**Table 4. Registers 0 And 1 (Input Port Registers)**

Bit	I0.7	I0.6	I0.5	I0.4	I0.3	I0.2	I0.1	I0.0
Default	X	X	X	X	X	X	X	X
Bit	I1.7	I1.6	I1.5	I1.4	I1.3	I1.2	I1.1	I1.0
Default	X	X	X	X	X	X	X	X

The Output Port registers (registers 2 and 3) shown in [Table 5](#) show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

**Table 5. Registers 2 And 3 (Output Port Registers)**

Bit	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1
Bit	O1.7	O1.6	O1.5	O1.4	O1.3	O1.2	O1.1	O1.0
Default	1	1	1	1	1	1	1	1

The Polarity Inversion registers (registers 4 and 5) shown in [Table 6](#) allow Polarity Inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

**Table 6. Registers 4 And 5 (Polarity Inversion Registers)**

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) shown in [Table 7](#) configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

**Table 7. Registers 6 And 7 (Configuration Registers)**

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

#### 8.6.3.1 Bus Transactions

Data is exchanged between the master and the TCA9539 through write and read commands, and this is accomplished by reading from or writing to registers in the slave device.

Registers are locations in the memory of the slave which contain information, whether it be the configuration information or some sampled data to send back to the master. The master must write information to these registers in order to instruct the slave device to perform a task.

### 8.6.3.1.1 Writes

To write on the I<sup>2</sup>C bus, the master sends a START condition on the bus with the address of the slave, as well as the last bit (the R/W bit) set to 0, which signifies a write. After the slave sends the acknowledge bit, the master then sends the register address of the register to which it wishes to write. The slave acknowledges again, letting the master know it is ready. After this, the master starts sending the register data to the slave until the master has sent all the data necessary (which is sometimes only a single byte), and the master terminates the transmission with a STOP condition.

See the [Register Descriptions](#) section to see list of the TCA9539s internal registers and a description of each one.

Figure 29 shows an example of writing a single byte to a slave register.

- ☒ Master controls SDA line
- ☐ Slave controls SDA line

#### Write to one register in a device




Figure 29. Write to Register

- ☒ Master controls SDA line
- ☐ Slave controls SDA line





Figure 30. Write to the Polarity Inversion Register



**Figure 31. Write to Output Port Registers**

### 8.6.3.1.2 Reads

Reading from a slave is very similar to writing, but requires some additional steps. In order to read from a slave, the master must first instruct the slave which register it wishes to read from. This is done by the master starting off the transmission in a similar fashion as the write, by sending the address with the R/W bit equal to 0 (signifying a write), followed by the register address it wishes to read from. When the slave acknowledges this register address, the master sends a START condition again, followed by the slave address with the R/W bit set to 1 (signifying a read). This time, the slave acknowledges the read request, and the master releases the SDA bus but continues supplying the clock to the slave. During this part of the transaction, the master becomes the master-receiver, and the slave becomes the slave-transmitter.


The master continues to send out the clock pulses, but releases the SDA line so that the slave can transmit data. At the end of every byte of data, the master sends an ACK to the slave, letting the slave know that it is ready for more data. When the master has received the number of bytes it is expecting, it sends a NACK, signaling to the slave to halt communications and release the bus. The master follows this up with a STOP condition.

See the [Register Descriptions](#) section for the list of the TCA9539s internal registers and a description of each one.

Figure 32 shows an example of reading a single byte from a slave register.

- ☒ Master controls SDA line
- ☐ Slave controls SDA line

#### Read from one register in a device




**Figure 32. Read from Register**

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 0 before the restart, the restart occurs when Input Port 0 is being read. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.




Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.



- Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see [Figure 32](#) for these details).

**Figure 33. Read Input Port Register, Scenario 1**



- Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read Input Port register).
- This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see [Figure 32](#) for these details).

**Figure 34. Read Input Port Register, Scenario 2**



## Typical Application (continued)

### 9.2.1 Design Requirements

#### 9.2.1.1 Calculating Junction Temperature and Power Dissipation

When designing with this device, it is important that the [Recommended Operating Conditions](#) not be violated. Many of the parameters of this device are rated based on junction temperature. So junction temperature must be calculated in order to verify that safe operation of the device is met. The basic equation for junction temperature is shown in [Equation 1](#).

$$T_j = T_A + (\theta_{JA} \times P_d) \quad (1)$$

$\theta_{JA}$  is the standard junction to ambient thermal resistance measurement of the package, as seen in [Thermal Information](#) table.  $P_d$  is the total power dissipation of the device, and the approximation is shown in [Equation 2](#).

$$P_d \approx (I_{CC\_STATIC} \times V_{CC}) + \sum P_{d\_PORT\_L} + \sum P_{d\_PORT\_H} \quad (2)$$

[Equation 2](#) is the approximation of power dissipation in the device. The equation is the static power plus the summation of power dissipated by each port (with a different equation based on if the port is outputting high, or outputting low. If the port is set as an input, then power dissipation is the input leakage of the pin multiplied by the voltage on the pin). Note that this ignores power dissipation in the  $\overline{INT}$  and SDA pins, assuming these transients to be small. They can easily be included in the power dissipation calculation by using [Equation 3](#) to calculate the power dissipation in  $\overline{INT}$  or SDA while they are pulling low, and this gives maximum power dissipation.

$$P_{d\_PORT\_L} = (I_{OL} \times V_{OL}) \quad (3)$$

[Equation 3](#) shows the power dissipation for a single port which is set to output low. The power dissipated by the port is the  $V_{OL}$  of the port multiplied by the current it is sinking.


$$P_{d\_PORT\_H} = (I_{OH} \times (V_{CC} - V_{OH})) \quad (4)$$

[Equation 4](#) shows the power dissipation for a single port which is set to output high. The power dissipated by the port is the current sourced by the port multiplied by the voltage drop across the device (difference between  $V_{CC}$  and the output voltage).

#### 9.2.1.2 Minimizing $I_{CC}$ When I/Os Control LEDs


When an I/O is used to control an LED, normally it is connected to  $V_{CC}$  through a resistor see [Figure 35](#). Because the LED acts as a diode, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in the [Electrical Characteristics](#) table shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to  $V_{CC}$ , when the LED is off, to minimize current consumption.

[Figure 36](#) shows a high-value resistor in parallel with the LED. [Figure 37](#) shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{CC}$  at or above  $V_{CC}$  and prevent additional supply-current consumption when the LED is off.



**Figure 36. High-Value Resistor in Parallel with LED**

## Typical Application (continued)



**Figure 37. Device Supplied by Lower Voltage**

### 9.2.2 Detailed Design Procedure

The pull-up resistors,  $R_P$ , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the I<sup>2</sup>C bus. The minimum pull-up resistance is a function of  $V_{CC}$ ,  $V_{OL(max)}$ , and  $I_{OL}$  as shown in Equation 5.



$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}} \quad (5)$$

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL} = 400$  kHz) and bus capacitance,  $C_b$ , see Equation 6.

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \quad (6)$$

The maximum bus capacitance for an I<sup>2</sup>C bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9554A,  $C_i$  for SCL or  $C_{io}$  for SDA, the capacitance of wires, connections and traces, and the capacitance of additional slaves on the bus.

### 9.2.3 Application Curves




## 10 Power Supply Recommendations

### 10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, the TCA9539 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The voltage waveform for a power-on reset is shown in Figure 40.



**Figure 40. Voltage Waveform for Power-On Reset**


Table 8 specifies the performance of the power-on reset feature for the TCA9539.

**Table 8. Recommended Supply Sequencing and Ramp Rates <sup>(1)</sup>**

PARAMETER			MIN	TYP	MAX	UNIT
$V_{CC\_FT}$	Fall rate	See Figure 40	0.1			ms
$V_{CC\_RT}$	Rise rate	See Figure 40	0.1			ms
$V_{CC\_TRR}$	Time to re-ramp (when $V_{CC}$ drops to $V_{POR\_MIN} - 50$ mV or when $V_{CC}$ drops to GND)	See Figure 40	1			$\mu$ s
$V_{CC\_GH}$	The level (referenced to $V_{CC}$ ) that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW}$	See Figure 41			1.2	V
$V_{CC\_MV}$	The minimum voltage that $V_{CC}$ can glitch down to without causing a reset ( $V_{CC\_GH}$ must not be violated)	See Figure 41	1.5			V
$V_{CC\_GW}$	Glitch width that will not cause a functional disruption	See Figure 41			10	$\mu$ s
$V_{PORF}$	Voltage trip point of POR on falling $V_{CC}$		0.75	1		V
$V_{PORR}$	Voltage trip point of POR on rising $V_{CC}$			1.2	1.5	V


(1)  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width ( $V_{CC\_GW}$ ) and height ( $V_{CC\_GH}$ ) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 41 and Table 8 provide more information on how to measure these specifications.



**Figure 41. Glitch Width and Glitch Height**

$V_{POR}$  is critical to the power-on reset.  $V_{PORR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C-SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. [Figure 42](#) and [Table 8](#) provide more details on this specification.



**Figure 42.**  $V_{POR}$

## 11 Layout


### 11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9539, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors must be placed as close to the TCA9539 as possible. These best practices are shown in [Figure 43](#).

For the layout example provided in [Figure 43](#), it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power (V<sub>CC</sub>) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which must attach to V<sub>CC</sub> or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace must be routed to the opposite side of the board, but this technique is not demonstrated in [Figure 43](#).

## 11.2 Layout Example



**Figure 43. TCA9539 Layout**



## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- *Understanding the I2C Bus*, [SLVA704](#)
- *I2C Pull-up Resistor Calculation*, [SLVA689](#)
- *Introduction to Logic*, [SLVA700](#)
- *Maximum Clock Frequency of I2C Bus Using Repeaters*, [SLVA695](#)
- *IO Expander EVM User's Guide*, [SLVUA59A](#)
- *I2C Bus Pull-Up Resistor Calculation*, [SLVA689](#)

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCA9539PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW539	<a href="#">Samples</a>
TCA9539RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TD9539	<a href="#">Samples</a>
TCA9539RTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW539	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TCA9539 :**

- Automotive: [TCA9539-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9539PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TCA9539RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9539RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9539PWR	TSSOP	PW	24	2000	853.0	449.0	35.0
TCA9539RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TCA9539RTWR	WQFN	RTW	24	3000	853.0	449.0	35.0

**RGE 24**

**GENERIC PACKAGE VIEW**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


4204104/H




**RGE0024B**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



4219013/A 05/2017

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# EXAMPLE STENCIL DESIGN

RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25  
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X

4219013/A 05/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

**PW0024A**

## PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220208/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220208/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X


4220208/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4206244/C 07/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.

## PACKAGE OUTLINE


WQFN - 0.8 mm max height

The drawing illustrates the mechanical specifications of the BGA package through three views:


- Top View:** Shows the square footprint with a side length of 4.15 (3.85). A shaded region on the left is designated as the "PIN 1 INDEX AREA".
- Side View:** Shows the package height of 0.8 MAX and a thickness of 0.05 (0.00). It identifies the "SEATING PLANE" and includes a surface finish symbol with a 0.08 C requirement.
- Detail View:** Provides a close-up of the solder balls. It shows a 24x24 grid of balls with a pitch of 0.5 (0.3). The central area is labeled "EXPOSED THERMAL PAD" with a size of 25. Various dimensions for the ball array and pad are provided, including 20x0.5, 2X2.5, 7, 12, 13, 18, 24, 19, 6, 1, and 12. Symmetry (SYMM) is indicated. A positional tolerance of 0.1 (0.05) M is specified for the ball array.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE  
SCALE: 20X



SOLDER MASK DETAILS

4219135/B 11/2016

NOTES: (continued)

- For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).

**WQFN - 0.8 mm max height**

EXPOSED PAD 25:  
78% PRINTED COVERAGE BY AREA UNDER PACKAGE  
SCALE: 20X

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated