

#### SCES559C - MARCH 2004 - REVISED MARCH 2011

# DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS


Check for Samples: SN74LVC2G125-Q1

### **FEATURES**

- Qualified for Automotive Applications
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4.3 ns at 3.3 V
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation

# DESCRIPTION/ORDERING INFORMATION

 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II



The SN74LVC2G125-Q1 is a dual bus buffer gate designed for 1.65-V to 5.5-V V<sub>CC</sub> operation. This device features dual line drivers with 3-state outputs. The outputs are disabled when the associated output-enable  $(\overline{OE})$  input is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>		
SSOP – DCT Tape and reel		Tape and reel	CLVC2G125IDCTRQ1	C25		
–40°C to 85°C	VSSOP – DCU	Tape and reel	CLVC2G125IDCURQ1	CCW_		

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.


(3) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The actual top-side marking has one additional character that designates the assembly/test site.

(E	(EACH BUFFER)										
INP	UTS	OUTPUT									
OE	Α	Y									
L	Н	Н									
L	L	L									
Н	Х	Z									

**FUNCTION TABLE** 



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedation	ance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low	state <sup>(2) (3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
0	Deckage thermal impedance <sup>(4)</sup>	DCT package		220	°C/W
$\theta_{JA}$	A Package thermal impedance <sup>(4)</sup>	DCU package		227	C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(2)

(3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Copyright © 2004–2011, Texas Instruments Incorporated



#### SCES559C - MARCH 2004 - REVISED MARCH 2011

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT			
V	Supply voltage	Operating	1.65	5.5	V			
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v			
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>					
v		$V_{CC}$ = 2.3 V to 2.7 V	1.7		V			
VIH	High-level input voltage	$V_{CC} = 3 V$ to 3.6 V	2		v			
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	$0.7 \times V_{CC}$					
		$V_{CC}$ = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>				
v		$V_{CC}$ = 2.3 V to 2.7 V		0.7	V			
V <sub>IL</sub>	Low-level input voltage	Voltage $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$						
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		$0.3 \times V_{CC}$				
VI	Input voltage		0	5.5	V			
V	Output welters	High or low state	0	V <sub>CC</sub>	V			
Vo	Output voltage	3-state	0	5.5	.5			
		V <sub>CC</sub> = 1.65 V		-4				
		V <sub>CC</sub> = 2.3 V		-8				
I <sub>OH</sub>	High-level output current	N 2 N		–16	mA			
		$V_{CC} = 3 V$		-24				
		$V_{CC} = 4.5 V$		-32				
		V <sub>CC</sub> = 1.65 V		4				
		V <sub>CC</sub> = 2.3 V		8				
I <sub>OL</sub>	Low-level output current			16	mA			
		$V_{CC} = 3 V$	24					
		V <sub>CC</sub> = 4.5 V						
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20				
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10				
		$V_{CC} = 5 V \pm 0.5 V$		5				
T <sub>A</sub>	Operating free-air temperature		-40	85	°C			

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCES559C - MARCH 2004 - REVISED MARCH 2011

#### www.ti.com

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

I	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup> MAX	UNIT	
		I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> – 0.1		
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		
V		$I_{OH} = -8 \text{ mA}$	2.3 V	1.9	V	
V <sub>OH</sub>	$I_{OH} = -16 \text{ mA}$	- 3 V	2.4	v		
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			
		I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V	0.1		
V <sub>OL</sub>	I <sub>OL</sub> = 4 mA	1.65 V	0.45	.45		
	I <sub>OL</sub> = 8 mA	2.3 V	0.3	V		
	I <sub>OL</sub> = 16 mA	2.1/	0.4			
		I <sub>OL</sub> = 24 mA	3 V	0.55		
		I <sub>OL</sub> = 32 mA	4.5 V	0.55		
I <sub>I</sub>	A or OE inputs	$V_1 = 5.5 \text{ V or GND}$	0 to 5.5 V	±5	μA	
I <sub>off</sub>		$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0	±10	μA	
I <sub>OZ</sub>		$V_{O} = 0$ to 5.5 V	3.6 V	10	μA	
I <sub>CC</sub>		$V_1 = 5.5 \text{ V or GND}, \qquad I_0 = 0$	1.65 V to 5.5 V	10	μA	
$\Delta I_{CC}$		One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND	3 V to 5.5 V	500	μA	
<u> </u>	Data inputs	V V er CND	2.2.1/	3.5	~ Г	
Ci	Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V	4	pF	
Co		$V_{O} = V_{CC}$ or GND	3.3 V	6.5	pF	

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT) V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	3.3	9.1	1.5	4.8	1.4	4.3	1	3.7	ns
t <sub>en</sub>	OE	Y	4	9.9	1.9	5.6	1.2	4.7	1.2	3.8	ns
t <sub>dis</sub>	OE	Y	1.5	11.6	1	5.8	1.4	4.6	1	3.4	ns

### **Operating Characteristics**

 $T_A = 25^{\circ}$ 

	PARAMETER			V <sub>CC</sub> = 1.8 V	$V_{CC}$ = 2.5 V	$V_{CC} = 3.3 V$	$V_{CC} = 5 V$	UNIT	
			CONDITIONS	TYP	TYP	TYP	TYP		
0	Power dissipation	Outputs enabled	f 10 MU	19	19	20	22	~ [	
C <sub>pd</sub>		Outputs disabled	f = 10 MHz	2	2	2	3	рF	


## SN74LVC2G125-Q1

# STRUMENTS

www.ti.com


#### SCES559C - MARCH 2004 - REVISED MARCH 2011

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INF	PUTS		N	•	_	V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
1.8 V $\pm$ 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
5 V $\pm$ 0.5 V	Vcc	≤2.5 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

### Figure 1. Load Circuit and Voltage Waveforms



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CLVC2G125IDCTRQ1	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C25 Z	Samples
CLVC2G125IDCURQ1	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CCWR	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF SN74LVC2G125-Q1 :

• Catalog: SN74LVC2G125

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC2G125IDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC2G125IDCURQ1	VSSOP	DCU	8	3000	202.0	201.0	28.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




# **DCT0008A**



# **PACKAGE OUTLINE**

## SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-187.




# **DCT0008A**

# **EXAMPLE BOARD LAYOUT**

## SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DCT0008A**

# **EXAMPLE STENCIL DESIGN**

## SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated