

SCES041D-JULY 1995-REVISED SEPTEMBER 2004

DGG OR DL PACKAGE

FEATURES

- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DESCRIPTION

This 20-bit noninverting buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16827 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 10-bit section)

	INPUTS		OUTPUT
OE1	OE2	Α	Y
L	L	L	L
L	L	н	Н
н	Х	Х	Z
х	Н	Х	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC are trademarks of Texas Instruments.

(TOP VIEW) 1<u>0E1</u> 56 110E2 1Y1 2 55 1A1 1Y2 3 54 1A2 GND 4 53 🛛 GND 1Y3 5 52 A3 1Y4 **6** 51 1A4 50 V_{CC} V_{CC}[]7 49 🛛 1A5 1Y5 8 1Y6 9 48 1A6 1Y7 10 47 🛛 1A7 GND 11 46 GND 45 **1**A8 1Y8 12 1Y9 13 44 🛛 1A9 1Y10 14 43 1A10 42 2A1 2Y1 15 2Y2 16 41 🛛 2A2 2Y3 17 40 2A3 GND 18 39 GND 2Y4 19 38 2A4 2Y5 20 37 2A5 2Y6 21 36 **1** 2A6 V_{CC} 22 35 V_{CC} 2Y7 23 34 2A7 2Y8 **1** 24 33 **1** 2A8 GND 25 32 GND 2Y9 26 31 2A9 2Y10 27 30 2A10 20E1 28 29 20E2


SCES041D-JULY 1995-REVISED SEPTEMBER 2004





	L			,	
1 <u>0E1</u> 1 <u>0E2</u>	1 56	&	EN1		
2 <mark>0E1</mark>	28 29	&	EN2		
20E2					
1A1	55		1 1 ⊽	2	1Y1
1A2	54			3	1Y2
1A3	52			5	1Y3
1A4	51			6	1Y4
1A5	49			8	1Y5
1A5	48			9	1Y6
1A0	47			10	1Y7
1A7 1A8	45			12	1Y8
1A0	44			13	1Y9
1A9	43			14	1Y10
2A1	42		1 2 ▽	15	2Y1
2A1 2A2	41			16	
	40			17	2Y2
2A3	38			19	2Y3
2A4	37			20	2Y4
2A5	36			21	2Y5
2A6	34			23	2Y6
2A7	33			24	2Y7
2A8	31			26	2Y8
2A9	30			27	2Y9
2A10					2Y10

LOGIC SYMBOL⁽¹⁾

(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.









SCES041D-JULY 1995-REVISED SEPTEMBER 2004

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current		-50	mA	
I _O	Continuous output current			±50	mA
	Continuous current through each V _{CC}	or GND		±100	mA
0	Declare the model impedance (4)	DGG package		81	° C /W
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		74	°C/W
T _{stg}	Storage temperature range	Storage temperature range			

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$			
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 imes V_{CC}$		
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	V _{CC}	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 1.65 V		-4		
		V _{CC} = 2.3 V		-12		
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA	
		$V_{CC} = 3 V$		-24		
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		12	mA	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12		
		$V_{CC} = 3 V$		24		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES041D-JULY 1995-REVISED SEPTEMBER 2004



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT			
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2					
	I _{OH} = -4 mA	1.65 V	1.2					
	I _{OH} = -6 mA	2.3 V	2					
V _{OH}		2.3 V	1.7		V			
	I _{OH} = -12 mA	2.7 V	2.2					
		3 V	2.4					
	I _{OH} = -24 mA	3 V	2					
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2				
	I _{OL} = 4 mA	1.65 V		0.45				
.,	I _{OL} = 6 mA	2.3 V		0.4				
V _{OL}	1	2.3 V		0.7	V			
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4				
	I _{OL} = 24 mA	3 V		0.55				
I _I	$V_{I} = V_{CC} \text{ or } GND$	3.6 V		±5	μA			
	V ₁ = 0.58 V	1.65 V	25					
	V _I = 1.07 V	1.65 V	-25					
	V ₁ = 0.7 V	2.3 V	45					
I _{I(hold)}	V _I = 1.7 V	2.3 V	-45		μΑ			
	V ₁ = 0.8 V	3 V	75					
	V ₁ = 2 V	3 V	-75					
	$V_{\rm I} = 0$ to 3.6 V ⁽²⁾	3.6 V		±500				
l _{oz}	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA			
I _{cc}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μA			
ΔI _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μA			
Control inputs		2.2.1/	3.5		~ F			
C _i Data inputs	$V_{I} = V_{CC}$ or GND	3.3 V	6		pF			
C _o Outputs	$V_{O} = V_{CC}$ or GND	3.3 V	7.5		pF			

(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} = 2	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 8 V	UNIT
	(INPOT)	(001-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	(1)	1	4.1		3.9	1	3.4	ns
t _{en}	ŌĒ	Y	(1)	1	6		5.7	1	4.7	ns
t _{dis}	ŌĒ	Y	(1)	1.2	5.6		4.9	1.3	4.5	ns

(1) This information was not available at the time of publication.



OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

PARAMETER		TEST CO	ONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
C	Power dissipation	Outputs enabled	$C_1 = 50 \text{pF}$	f = 10 MHz	(1)	16	18	ъĘ
C _{pd}	capacitance	Outputs disabled	$C_{L} = 50 \text{ pr},$		(1)	4	6	р⊦

(1) This information was not available at the time of publication.



SCES041D-JULY 1995-REVISED SEPTEMBER 2004




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS www.ti.com

SN74ALVCH16827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES041D-JULY 1995-REVISED SEPTEMBER 2004




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



SCES041D-JULY 1995-REVISED SEPTEMBER 2004





NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
D. The outputs are measured one at a time, with one transition per measurement.

- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
74ALVCH16827DGGRE4	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16827	Samples
SN74ALVCH16827DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16827	Samples
SN74ALVCH16827DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16827	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	*All	dimensions	are	nominal	
-----------------------------	------	------------	-----	---------	--


Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16827DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

2-Sep-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16827DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated