

# TAS2764 Digital Input Mono Class-D Audio Amplifier With Speaker IV Sense

#### 1 Features

- Key Features
  - Y-Bridge Power Architecture
  - Edge and Spread Spectrum Control
  - Full Scale Ultrasonic Output to 40 kHz
- Output Power (1 % THD+N)
  - 13 W (4 Ω, 12 V)
  - 8 W (8 Ω, 12 V)
- Power Consumption (1 % THD+N, 4 Ω, 12 V)
  - 81% Efficient at 1W
  - 85% Efficient at 13W
  - 3mA in Noise Gate Mode
  - <1uA in Hardware Shutdown Mode</li>
- Power Supplies and Management
  - PVDD: 2.3 V to 16 V
  - VBAT1S: 2.3 V to 5.5 V
  - AVDD: 1.8 V
  - IOVDD: 1.2 V/ 1.8 V
  - Brownout Protection
  - PVDD Tracking Peak Voltage Limiter
- Interfaces and Control
  - SDOUT and I<sup>2</sup>S Feedback for Echo Cancellation
  - I<sup>2</sup>S/TDM: 8 Channels of 32-bit up to 96 kHz
  - I<sup>2</sup>C: 8 addresses with Fast Mode Plus Support
  - 44.1 kHz to 96 kHz Sample Rates
  - Inter Chip Communication Bus
- Integrated Speaker Management and Protection
  - Speaker Voltage and Current Sense
  - Short and Open Detection
  - Thermal and Over Current Protection
  - Over Power Protection

### 2 Applications

- Laptop Computers
- Tablets
- Bluetooth Speakers
- Soundbars
- Consumer Audio Devices

## 3 Description

The TAS2764 is a mono digital input Class-D audio amplifier optimized for efficiently driving high peak power into small loudspeakers. The Class-D amplifier is capable of delivering 13 W of continuous power into a 4  $\Omega$  load with less than 1 % THD+N at a supply voltage of 12 V.

Y-Brige architecture improves overall efficiency at low level of output power and in idle mode.

Integrated speaker voltage and current sense provides for real time monitoring of loudspeaker behavior. A supply tracking peak voltage limiter optimizes amplifier headroom. Brownout prevention scheme with multiple thresholds allows reducing the gain in signal path when the supply drops.


Up to eight TAS2764 devices can share a common bus via I<sup>2</sup>S/TDM and I<sup>2</sup>C interfaces.

The device is available in a 30-ball, 0.4 mm pitch CSP for a compact PCB footprint.

### **Device Information** (1)

| PART NUMBER | PACKAGE | BODY SIZE (NOM)   |
|-------------|---------|-------------------|
| TAS2764     | DSBGA   | 2.15 mm x 2.56 mm |

 For all available packages, see the orderable addendum at the end of the data sheet.



**Schematic** 



# **Table of Contents**

| 1 Features                               | 1              | 9.5 Application Curves                              | 90  |
|--|----------------|---|-----|
| 2 Applications                           | 1              | 10 Initialization Set Up                            | 91  |
| 3 Description                            | 1              | 10.1 Initial Device Configuration - 4 Channel Power |     |
| 4 Revision History                       | <mark>2</mark> | Up (Default Mode - PWR_MODE1)                       | 91  |
| 5 Pin Configuration and Functions        | 3              | 10.2 Initial Device Configuration - 44.1 kHz        | 91  |
| 6 Specifications                         |                | 10.3 Sample Rate Change - 48 kHz to 44.1kHz         |     |
| 6.1 Absolute Maximum Ratings             | <u>5</u>       | 10.4 Sample Rate Change - 44.1 kHz to 48 kHz        | 92  |
| 6.2 ESD Ratings                          |                | 10.5 Device Mute                                    |     |
| 6.3 Recommended Operating Conditions     | <mark>5</mark> | 10.6 Device Un-Mute                                 | 92  |
| 6.4 Thermal Information                  | 6              | 10.7 Device Sleep                                   | 92  |
| 6.5 Electrical Characteristics           | 6              | 10.8 Device Wake                                    | 92  |
| 6.6 I <sup>2</sup> C Timing Requirements | 11             | 11 I <sup>2</sup> C Byte Transfers                  | 94  |
| 6.7 TDM Port Timing Requirements         | 11             | 11.1 Single-Byte and Multiple-Byte Transfers        |     |
| 6.8                                      |                | 11.2 Single-Byte Write                              |     |
| 6.9 Typical Characteristics              | 13             | 11.3 Multiple-Byte Write and Incremental Multiple-  |     |
| 7 Parameter Measurement Information      |                | Byte Write  | 94  |
| 8 Detailed Description                   | 16             | 11.4 Single-Byte Read                               | 94  |
| 8.1 Overview                             | 16             | 11.5 Multiple-Byte Read                             |     |
| 8.2 Functional Block Diagram             | 16             | 12 Power Supply Recommendations                     |     |
| 8.3 Feature Description                  | 16             | 12.1 Power Supply Modes                             |     |
| 8.4 Device Functional Modes              | 18             | 13 Layout   | 98  |
| 8.5 Operational Modes                    | 29             | 13.1 Layout Guidelines                              |     |
| 8.6 Faults and Status                    | 29             | 13.2 Layout Example                                 | 98  |
| 8.7 Power Sequencing Requirements        | 32             | 14 Device and Documentation Support                 |     |
| 8.8 Digital Input Pull Downs             |                | 14.1 Receiving Notification of Documentation Update |     |
| 8.9 Register Map                         | 32             | 14.2 Support Resources                              | 100 |
| 9 Application and Implementation         | 89             | 14.3 Trademarks                                     | 100 |
| 9.1 Application Information              |                | 14.4 Electrostatic Discharge Caution                | 100 |
| 9.2 Typical Application                  |                | 14.5 Glossary                                       |     |
| 9.3 Design Requirements                  | 90             | 15 Mechanical, Packaging, and Orderable             |     |
| 9.4 Detailed Design Procedure            |                | Information   | 101 |

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE          | REVISION | NOTES           |
|---------------|----------|-----------------|
| December 2020 | *        | Initial Release |

Submit Document Feedback



# **5 Pin Configuration and Functions**




Figure 5-1. YBH Package 30-Ball DSBGA Top View

Table 5-1. Pin Functions

| Р                          | IN  |                 | PEGGPIPTION  |  |  |
|----------------------------|-----|-----------------|--|--|--|
| NAME                       | NO. | I/O             | DESCRIPTION  |  |  |
| ADDR                       | D4  | I               | Address detect pin. Resistor value at this pin selects the I <sup>2</sup> C address. See Device Address Selection section. Minimize capacitive loading on this pin and do not connect to any other load. |  |  |
| AVDD                       | E5  | Р               | Analog power input. Connect to 1.8V supply and decouple to GND with cap.   |  |  |
| BST_N                      | A2  | Р               | Class-D negative bootstrap. Connect a capacitor between BST_N and OUT_N.   |  |  |
| BST_P                      | B2  | Р               | Class-D positive bootstrap. Connect a capacitor between BST_P and OUT_P.   |  |  |
| DREG                       | C2  | Р               | Digital core voltage regulator output. Bypass to GND with a capacitor. Do not connect to external load.  |  |  |
| FSYNC D2 I TDM Frame Sync. |     | TDM Frame Sync. |  |  |  |
| CNID                       | E4  | _               | Analog ground Composite DCD ground plans   |  |  |
| GND                        | C1  | Р               | Analog ground. Connect to PCB ground plane.  |  |  |
| ICC                        | F5  | Ю               | Interchip communication pin used to transmit gain alignment.   |  |  |
| IOVDD                      | F3  | Р               | Digital IO Supply. Connect to 1.2V or 1.8 V IO supply and decouple with a capacitor to GND.  |  |  |
| IRQZ                       | E3  | 0               | Open drain, active low interrupt pin. Pull up to IOVDD with resistor if optional internal pull up is not used.   |  |  |
| BYP_EN                     | D3  | 0               | Low voltage signaling pin with open drain output.  |  |  |
| OUT N                      | B5  | 0               | Class Dissertive systems   |  |  |
| OUT_N                      | A5  | 0               | Class-D negative output.   |  |  |



## Table 5-1. Pin Functions (continued)

| PIN      | PIN |     | DESCRIPTION   |  |  |
|----------|-----|-----|---|--|--|
| NAME     | NO. | I/O | DESCRIPTION   |  |  |
| OUT D    | В3  | 0   | Class D positive output   |  |  |
| OUT_P    | A3  |     | Class-D positive output.  |  |  |
| PGND -   | B4  | Р   | Class D ground Connect to DCD ground plans  |  |  |
| PGND     | A4  | 7 P | Class-D ground. Connect to PCB ground plane.  |  |  |
| SBCLK    | E1  | I   | TDM Serial Bit Clock.   |  |  |
| SCL      | F2  | I   | I <sup>2</sup> C Clock Pin. Pull up to IOVDD with a resistor.                               |  |  |
| SDA      | F1  | Ю   | O I <sup>2</sup> C Data Pin. Pull up to IOVDD with a resistor.                              |  |  |
| SDIN     | E2  | I   | TDM Serial Data Input.  |  |  |
| SDOUT    | D1  | Ю   | TDM Serial Data Output.   |  |  |
| SDZ      | F4  | I   | Active low hardware shutdown.   |  |  |
| DVDD     | C4  | P   | Class D newer cumply input Descuple with a conscitor  |  |  |
| PVDD     | C5  | , P | Class-D power supply input. Decouple with a capacitor.                                      |  |  |
| PVDD_SNS | C3  | I   | PVDD remote sense pin.  |  |  |
| VBAT1S   | D5  | Р   | Single-cell battery supply input. Decouple with a capacitor.                                |  |  |
| VSNS_N   | A1  | I   | Voltage Sense negative input. Connect to Class-D negative output after ferrite bead filter. |  |  |
| VSNS P   | B1  | ı   | Voltage Sense positive input. Connect to Class-D positive output after ferrite bead filter. |  |  |

Submit Document Feedback



# **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1)

|   |   |                                       | MIN  | MAX   | UNIT |
|---|---|---------------------------------------|------|-------|------|
| Supply Voltage Internal Supply Voltage Input voltage <sup>(2)</sup> Operating free-air te degraded. Performance free-ai | AVDD  |                                       | -0.3 | 2     | V    |
| degraded.   | IOVDD   |                                       | -0.3 | 2     | V    |
|   | PVDD  | Continuous                            | -0.3 | 18.5  | V    |
|   | PVDD  | Transient for 1s life time            |      | 19.75 | V    |
|   | VBAT1S  |                                       | -0.3 | 6     | V    |
| nternal Supply  | PVDD-VBAT1S Supply  | Continuous                            | -0.3 | 16.5  | V    |
|   |   | Transient for 1s life time            |      | 18    |      |
|   | DREG  |                                       | -0.3 | 1.5   | V    |
| Input voltage(2)  | Digital IOs referenced to IOVDD supply                              |                                       | -0.3 | 2.3   | V    |
|   | temperature, T <sub>A</sub> ; Device is functional and reliable, so | me performance characteristics may be | -40  | 85    | °C   |
| Performance free-   | air temperature, T <sub>P</sub> ; All performance characteristics a | are met.                              | -20  | 70    | °C   |
| Operating junction  | temperature, T <sub>J</sub>   |                                       | -40  | 150   | °C   |
| Storage temperatu   | ure, T <sub>stg</sub>   |                                       | -65  | 150   | °C   |

<sup>(1)</sup> Stresses beyond those listed under Section 6.1 can cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 6.3. Exposure to absolute maximum rated conditions for extended periods can affect device reliability.

## 6.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V                  | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 | V    |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±500  | v    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

|                  |  | MIN                | NOM   | MAX  | UNIT |
|------------------|--|--------------------|-------|--|------|
| AVDD             | Supply voltage                             | 1.65               | 1.8   | 1.95   | V    |
| IOVDD            | Supply voltage                             | 1.1                | 1.2   | 1.3  | V    |
| IOVDD            | Supply voltage                             | 1.65               | 1.8   | 1.95   | V    |
| PVDD             | Supply voltage (functional) <sup>(1)</sup> | 2.3 <sup>(2)</sup> |       | 16   | V    |
|                  | Supply voltage (performance)               | 3.0                |       | 16   | V    |
| VBAT1S           | Supply voltage (functional) <sup>(1)</sup> | 2.3                |       | 5.5  | V    |
| VBALIS           | Supply voltage (performance)               | 3.0                |       | 1.8 1.95<br>1.2 1.3<br>1.8 1.95<br>16 16<br>5.5<br>5.5 | V    |
| V <sub>IH</sub>  | High-level digital input voltage           |                    | IOVDD |  | V    |
| V <sub>IL</sub>  | Low-level digital input voltage            |                    | 0     |  | V    |
| R <sub>SPK</sub> | Speaker impedance                          | 3.2                |       |  | Ω    |
| L <sub>SPK</sub> | Speaker inductance                         | 5                  |       |  | μΗ   |

<sup>(1)</sup> Device will remain functional but performance will degrade.

(2) PVDD>VBAT1S-0.7V.

<sup>(2)</sup> All digital inputs and IOs are failsafe.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **6.4 Thermal Information**

|                        |  | TAS2764     |      |
|------------------------|--|-------------|------|
|                        | THERMAL METRIC <sup>(1)</sup>                | YBH (DSBGA) | UNIT |
|                        |  | 30 PINS     |      |
| R <sub>0JA</sub>       | Junction-to-ambient thermal resistance       | 59.9        | °C/W |
| R <sub>0</sub> JC(top) | Junction-to-case (top) thermal resistance    | 0.2         | °C/W |
| R <sub>0JB</sub>       | Junction-to-board thermal resistance         | 14.9        | °C/W |
| ΨЈТ                    | Junction-to-top characterization parameter   | 0.1         | °C/W |
| ΨЈВ                    | Junction-to-board characterization parameter | 14.9        | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

 $T_A$  = 25 °C, PVDD = 12 V, VBAT1S = 3.8 V, AVDD = 1.8V IOVDD =1.2 V,  $R_L$  = 4 $\Omega$  + 16 $\mu$ H,  $f_{in}$  = 1 kHz,  $f_s$  = 48 kHz, Gain = 21 dBV, SDZ = 1, EDGE\_RATE[1:0]=00, NG\_EN=0, EN\_LLSR=1, PWR\_MODE1, Measured filter free as in Section 7 (unless otherwise noted).

|                       | PARAMETER   | TEST CONDITIONS  | MIN        | TYP  | MAX            | UNIT |
|-----------------------|---|--|------------|------|----------------|------|
| DIGITAL I             | NPUT and OUTPUT   |  |            |      |                |      |
| V <sub>IH</sub>       | High-level digital input logic voltage threshold            | All digital pins except SDA and SCL                                  | 0.7×IOVDD  |      |                | V    |
| V <sub>IL</sub>       | Low-level digital input logic voltage threshold             | All digital pins except SDA and SCL                                  |            |      | 0.3 ×<br>IOVDD | ٧    |
| V <sub>IH(I2C)</sub>  | High-level digital input logic voltage threshold            | SDA and SCL  | 0.7xIOVDD  |      |                | V    |
| V <sub>IL(I2C)</sub>  | Low-level digital input logic voltage threshold             | SDA and SCL  |            |      | 0.3 x<br>IOVDD | V    |
| V <sub>OH</sub>       | High-level digital output voltage                           | All digital pins except SDA, SCL and IRQZ; I <sub>OH</sub> = 100 μA. | IOVDD-0.2V |      |                | V    |
| V <sub>OL</sub>       | Low-level digital output voltage                            | All digital pins except SDA, SCL and IRQZ; $I_{OL}$ = -100 $\mu$ A.  |            |      | 0.2            | V    |
| V <sub>OL(I2C)</sub>  | Low-level digital output voltage                            | SDA and SCL; I <sub>OL(I2C)</sub> = -1 mA.                           | -          | -    | 0.2 x<br>IOVDD | ٧    |
| V <sub>OL(IRQZ)</sub> | Low-level digital output voltage for IRQZ open drain Output | IRQZ; I <sub>OL(IRQZ)</sub> = -1 mA.                                 |            |      | 0.2            | V    |
| ІН                    | Input logic-high leakage for digital inputs                 | All digital pins; Input = IOVDD.                                     | -1         |      | 1              | μA   |
| lıL                   | Input logic-low leakage for digital inputs                  | All digital pins; Input = GND.                                       | -1         |      | 1              | μA   |
| Ros                   | OUT to VSNS Resistors                                       | Load disconnected  |            | 10   | ,              | kΩ   |
| C <sub>IN</sub>       | Input capacitance for digital inputs                        | All digital pins   |            | 5    |                | pF   |
| R <sub>PD</sub>       | Pull down resistance for IO pins when asserted on           | SDOUT, SDIN, FSYNC, SBCLK  |            | 18   |                | kΩ   |
|                       |   | Drive Mode 0 - Measured at (IOVDD-0.4V) and 0.4V                     |            | 8    |                |      |
| 0                     | Output Ourrent Strongth                                     | Drive Mode 1 - Measured at (IOVDD-0.4V) and 0.4V                     |            | 6    |                | A    |
| U                     | Output Current Strength                                     | Drive Mode 2 - Measured at (IOVDD-0.4V) and 0.4V                     |            | 4    |                | mA   |
|                       |   | Drive Mode 3 - Measured at (IOVDD-0.4V) and 0.4V                     |            | 2    |                |      |
| AMPLIFIE              | R PERFORMANCE   |  |            |      |                |      |
|                       |   | THD+N = 1 %  |            | 13   |                |      |
| D                     | Maximum Continuous Output Power                             | R <sub>L</sub> = 8 Ω + 16 μH, THD+N = 1 %                            |            | 8    |                | w    |
| P <sub>OUT</sub>      | Maximum Continuous Output Fower                             | THD+N = 10 %   |            | 15.8 |                | V V  |
|                       |   | $R_L = 8 \Omega + 16 \mu H$ , THD+N = 10 %                           |            | 9.7  |                |      |



|                  | PARAMETER                               | TEST CONDITIONS   | MIN TYP   | MAX   | UNIT |
|------------------|---|---|-----------|-------|------|
|                  |   | P <sub>OUT</sub> = 1 W  | 81        |       |      |
|                  |   | R <sub>L</sub> = 8 Ω + 16 μH, P <sub>OUT</sub> = 1 W                        | 84        |       |      |
|                  |   | $R_L = 8 \Omega + 5 \mu H, P_{OUT} = 1 W PWR_MODE2$                         | 76.5      |       |      |
|                  | System Efficiency                       | $R_L = 8 \Omega + 16\mu H, P_{OUT} = 1 W PWR_MODE2$                         | 82.5      |       | %    |
|                  |   | P <sub>OUT</sub> = 10 W   | 85        |       |      |
|                  |   | R <sub>L</sub> = 8 Ω + 16 μH, P <sub>OUT</sub> = 5 W                        | 90        |       |      |
|                  |   | R <sub>L</sub> = 8 Ω + 5 μH, P <sub>OUT</sub> = 8 W, PWR_MODE2              | 90        |       |      |
|                  |   | P <sub>OUT</sub> = 1 W, f <sub>in</sub> = 1 kHz                             | -83       |       |      |
| THD+N            | Total Harmonic Distortion and Noise     | P <sub>OUT</sub> = 1 W, f <sub>in</sub> = 6.67 kHz                          | -83       |       | dB   |
|                  | Total Harmonio Bioteritori una Noto     | POUT = 1 W, RL = 8 $\Omega$ + 5 $\mu$ H, fin = 20 Hz - 20 kHz,<br>PWR_MODE2 | -83       |       | QD.  |
| IMD              | Intermodulation Distortion              | ITU-R, 19kHz/20kHz, 1:1, $P_{OUT}$ = 6.5W, $R_L$ = 8 Ω + 16μH               | -90       |       | dB   |
|                  |   | A-Weighted, 20 Hz - 20 kHz, DAC in Mute, PWR_MODE1                          | 27        |       |      |
| V <sub>N</sub>   | Idle Channel Noise                      | A-Weghted, 20 Hz - 20k Hz, DAC in Mute, PWR_MODE2                           | 27        |       | μV   |
|                  |   | A-Weighted, 20 Hz - 20 kHz, DAC in Mute, PWR_MODE4                          | 32.7      |       | •    |
|                  |   | Average frequency in Spread Spectrum Mode, CLASSD_SYNC=0                    | 384       |       |      |
| _                |   | Fixed Frequency Mode, CLASSD_SYNC=0   | 345.6 384 | 422.4 |      |
| F <sub>PWM</sub> | Class-D PWM Switching Frequency         | Fixed Frequency Mode, CLASSD_SYNC=1, f <sub>s</sub> = 44.1, 88.2 kHz        | 352.8     |       | kHz  |
|                  |   | Fixed Frequency Mode, CLASSD_SYNC=1, f <sub>s</sub> = 48, 96 kHz            | 384       |       |      |
| V <sub>os</sub>  | Output Offset Voltage                   | Idle Mode   | -1        | 1     | mV   |
|                  |   | A-Weighted, -60 dBFS  | 110       |       |      |
| DNR              | Dynamic Range                           | A-Weighted, -60 dBFS, PWR MODE2   | 110       |       | dB   |
|                  |   | A-Weighted, Referenced to 1 % THD+N Output Level                            | 110       |       |      |
| SNR              | Signal to Noise Ratio                   | A-Weighted, Referenced to 1 % THD+N Output Level PWR_MODE2                  | 110       |       | dB   |
| K <sub>CP</sub>  | Click and Pop Performance               | Into and out of Shutdown, A-weighted  | 1.1       | 2.7   | mV   |
|                  | Full Scale Output Voltage               | f <sub>s</sub> <= 48kHz   | 21        |       | dBV  |
|                  | Minimum Programmable Gain               | f <sub>s</sub> <= 48kHz   | 11        |       | dBV  |
|                  | Maximum Programmable Gain               | f <sub>s</sub> <= 48kHz   | 21        |       | dBV  |
|                  | Programmable Output Level Step<br>Size  |   | 0.5       |       | dB   |
|                  | Mute attenuation                        | Device in Software Shutdown or Muted in Normal Operation                    | 110       |       | dB   |
|                  | Chip to Chip Group Delay                | · ·   | -1        | 1     | μs   |
|                  | EMI Margin to EN55022B                  | 6" cable, Pout = 1W   | -6        |       | dB   |
|                  |   | PVDD = 12 V + 200 mV <sub>pp</sub> , f <sub>ripple</sub> = 217 Hz           | 100       |       |      |
|                  | PVDD Power Supply Rejection Ratio       | PVDD = 12 V + 200 mV <sub>pp</sub> , f <sub>ripple</sub> = 1 kHz            | 90        |       | dB   |
|                  | ,                                       | PVDD = 12 V + 200 mV <sub>pp</sub> , f <sub>ripple</sub> = 20 kHz           | 85        |       |      |
|                  |   | VBAT1S = 3.8 V + 200 mV <sub>pp</sub> , f <sub>ripple</sub> = 217 Hz        | 100       |       |      |
|                  | VBAT1S Power Supply Rejection           | VBAT1S = 3.8 V + 200 mV <sub>pp</sub> , f <sub>ripple</sub> = 1 kHz         | 90        |       | dB   |
|                  | Ratio                                   | VBAT1S = 3.8 V + 200 mV <sub>pp</sub> , f <sub>ripple</sub> = 20 kHz        | 85        |       |      |
|                  |   | AVDD = 1.8 V + 200 mV <sub>pp</sub> , f <sub>ripple</sub> = 217 Hz          | 97        |       |      |
|                  | AVDD Power Supply Rejection Ratio       | AVDD = 1.8 V + 200 mV <sub>pp</sub> , f <sub>ripple</sub> = 1 kHz           | 90        |       | dB   |
|                  | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | AVDD = 1.8 V + 200 mV <sub>pp</sub> , f <sub>ripple</sub> = 20 kHz          | 85        |       |      |
|                  |   | PVDD 217 Hz, 100-mVpp, Input f=1kHz @ 400mW                                 | -70       |       |      |
|                  |   | VBAT1S 217 Hz, 100-mVpp, Input f=1kHz @ 400mW                               | -70       |       |      |
|                  | Power Supply Intermodulation            | AVDD, 217 Hz, 100-mVpp, Input f=1kHz @ 400mW                                | -70       |       | dB   |
|                  |   | IOVDD 217 Hz, 100-mVpp, Input 1–1KHz @ 400mW                                | -70       |       |      |



|                        | PARAMETER  | TEST CONDITIONS   | MIN    | TYP   | MAX    | UNIT             |
|------------------------|--|---|--------|-------|--------|------------------|
|                        | Turn ON Time from Release of SW                          | No Volume Ramping   |        | 1.14  |        |                  |
|                        | Shutdown   | Volume Ramping  |        | 5.35  |        | ms               |
|                        | Turn OFF Time From Assertion of                          | No Volume Ramping   |        | 0.43  |        |                  |
|                        | SW Shutdown to Amp Hi-Z                                  | Volume Ramping  |        | 5.9   |        | ms               |
|                        | Release of SW Shutdown to new assertion of SW Shutdown   |   | 1.5    |       |        | ms               |
| DIAGNOS                | STIC GENERATOR   |   |        |       |        |                  |
| THD+N                  | Total Harmonic Distortion and Noise                      | Pout=1W, DVC_LVL[7:0]=17h   |        | -80   | -60    | dB               |
| f <sub>err</sub>       | Frequency Error  | Using internal oscillator   |        | 5     |        | %                |
|                        | PERATURE   |   |        |       |        |                  |
| SENSOR                 |  |   |        |       |        |                  |
|                        | Resolution   |   |        | 8     |        | bits             |
|                        | Minimum Die Temperature<br>Measurement                   |   |        | -40   |        | °C               |
|                        | Maximum Die Temperature<br>Measurement                   |   |        | 150   |        | °C               |
|                        | Die Temperature Resolution                               |   |        | 1     |        | °C               |
|                        | Die Temperature Accuracy                                 |   | -5     |       | 5      | °C               |
| VOLTAGE<br>MONITOF     |  |   |        |       |        |                  |
|                        | Resolution   |   |        | 12    |        | bits             |
|                        | Minimum PVDD Measurement                                 |   |        | 2     |        | V                |
|                        | Maximum PVDD Measurements                                |   |        | 16    |        | V                |
|                        | PVDD Resolution  |   |        | 20    |        | mV               |
|                        | PVDD Accuracy  |   | -100   |       | 100    | mV               |
|                        | Minimum VBAT1S Measurement                               |   |        | 2     |        | V                |
|                        | Maximum VBAT1S Measurement                               |   |        | 6     |        | V                |
|                        | VBAT1S Resolution  |   |        | 20    |        | mV               |
|                        | VBAT1S Accuracy  |   | -100   |       | 100    | mV               |
| TDM SER                | RIAL AUDIO PORT  |   | •      |       | ,      |                  |
|                        | PCM Sample Rates and FSYNC Input Frequency               | Typical values  | 44.1   |       | 96     | kHz              |
|                        | SBCLK Input Frequency                                    | I <sup>2</sup> S/TDM Operation  | 0.7056 |       | 24.576 | MHz              |
|                        |  | RMS Jitter below 40 kHz that can be tolerated without performance degradation |        |       | 0.5    |                  |
|                        | SBCLK Maximum Input Jitter                               | RMS Jitter above 40 kHz that can be tolerated without performance degradation |        |       | 1      | ns               |
|                        | SBCLK Cycles per FSYNC in I <sup>2</sup> S and TDM Modes | Other values: 24, 32, 48, 64, 96, 125, 128, 192, 250, 256, 384, 500           | 16     |       | 512    | Cycle            |
| PCM PLA                | AYBACK CHARACTERISTICS f <sub>s</sub> ≤ 48 kH            | -<br>Hz   | 1      |       |        |                  |
| f <sub>s</sub>         | Sample Rates   |   | 44.1   |       | 48     | kHz              |
|                        | Passband Frequency Meeting Ripple                        |   |        | 0.454 |        | fs               |
|                        | Passband Ripple  | 20Hz to LPF cutoff frequency  | -0.3   |       | +0.3   | dB               |
|                        | Stan Band Attanustics                                    | ≥ 0.55 f <sub>s</sub>   |        | 60    |        | 10               |
|                        | Stop Band Attenuation                                    | ≥ 1 f <sub>s</sub>  |        | 65    |        | dB               |
|                        | Group Delay , Noise Gate enabled                         | DC to 0.454 f <sub>s</sub>  |        |       | 19     | 1/f <sub>s</sub> |
| f <sub>s</sub> > 48 kH | łz   |   | •      |       | '      |                  |
| fs                     | Sample Rates   |   | 88.2   |       | 96     | kHz              |
|                        | Passband Frequency Meeting Ripple                        | f <sub>s</sub> = 96 kHz   |        | 0.375 |        | fs               |
|                        | Passband 3db Frequency                                   | f <sub>s</sub> = 96 kHz   |        | 0.409 |        | f <sub>s</sub>   |
|                        | Passband Ripple  | DC to LPF cutoff frequency  | -0.5   |       | 0.5    | dB               |

Submit Document Feedback



|        | PARAMETER                                     | TEST CONDITIONS   | MIN   | TYP  | MAX   | UNIT             |
|--------|---|---|-------|------|-------|------------------|
|        | Stop Band Attenuation                         | ≥ 0.55 f <sub>s</sub>   |       | 60   |       | dB               |
|        | Otop Band Attendation                         | ≥ 1 f <sub>s</sub>  |       | 65   |       | uБ               |
|        | Group Delay, Noise Gate enabled               | DC to 0.375 f <sub>s</sub> for 96 kHz   |       |      | 39    | 1/f <sub>s</sub> |
| SPEAKE | R CURRENT SENSE                               |   |       |      |       |                  |
|        | Resolution                                    |   |       | 16   |       | bits             |
| DNR    | Dynamic Range                                 | Un-Weighted, Relative to 0 dBFS   |       | 66   |       | dB               |
| THD+N  | Total Harmonic Distortion and Noise           | f <sub>in</sub> = 1 kHz, Pout = 7. 5W   |       | -58  |       | dB               |
|        | Full Scale Input Current                      | -6dBFS Input Signal Level   |       | 3.75 |       | Α                |
|        | Differential Mode Gain                        | Pout = 1W, using a 40Hz, -40dBFS pilot tone   | 0.98  |      | 1.02  |                  |
|        | Differential Mode Gain Variability            | Pout = 100mW to 0.1% THD+N, using a 40Hz, -40dBFS pilot tone  | -2.5  |      | 1.5   | %                |
|        | Gain error over temperature                   | -20C to 70C, Pout=1W  | -2.1  |      | +2.1  | %                |
|        | Offset  | HPF_FREQ_REC[2:0]=0h  | -2    |      | 2     | mA               |
|        | Frequency Response                            | 20Hz-20kHz  | -0.1  |      | 0.1   | dB               |
|        | Group Delay                                   |   |       | 8    |       | 1/f <sub>s</sub> |
|        | Common Mode Rejection Ratio                   | Signal into 8 Ohms applied 2X the signal level at 4 Ohms. Change seen in I-sense value between the two vs the expected I-sense value in db scale. | 80    |      |       | dB               |
| SPEAKE | R VOLTAGE SENSE                               |   |       |      |       |                  |
|        | Resolution                                    |   |       | 16   |       | bits             |
| DNR    | Dynamic Range                                 | Un-Weighted, Relative 0 dBFS  |       | -72  |       | dB               |
| THD+N  | Total Harmonic Distortion and Noise           | f <sub>in</sub> = 1 kHz, Pout = 7.5W  |       | -60  |       | dB               |
|        | Full Scale Input Voltage                      |   |       | 14   |       | V <sub>PK</sub>  |
|        | Differential Mode Gain                        | Pout = 1W, using a 40Hz - 40dBFS pilot tone   | 0.99  |      | 1.01  |                  |
|        | Differential Mode Gain Variability            | Pout = 100mW to 0.1% THD+N, using a 40Hz, -40dBFS pilot tone  | -0.35 |      | +0.35 | %                |
|        | Gain error over temperature                   | -20C to 70C, Pout=1W  | -0.7  |      | +0.7  | %                |
|        | Offset  | HPF_FREQ_REC[2:0]=0h  | -4.5  |      | +4.5  | mV               |
|        | Frequency Response                            | 20Hz - 20kHz  | -0.1  |      | 0.1   | dB               |
|        | Group Delay                                   |   |       | 8    |       | 1/f <sub>s</sub> |
| SPEAKE | R VOLTAGE/CURRENT SENSE RATIO                 |   |       |      |       |                  |
|        | Differential Mode Gain Variability            | Pout = 50mW to 0.1% THD+N, using a 40Hz, -40dBFS pilot tone   | -1.5  |      | 3     | %                |
|        | Gain error over temperature                   | -20C to 70C, Pout=1W  | -2.1  |      | 2.1   | %                |
|        | Phase Error between V and I                   |   |       | 300  |       | ns               |
| PROTEC | TION CIRCUITRY                                |   |       |      |       |                  |
|        | Brownout Prevention Latency to First          | PWR_MODE2. Measured at BOP_TH0 of 8.25V.<br>BOP_SRC=1, CONV_VBAT_PVDD_MODE=1  |       | 15   |       | 110              |
|        | Attack  | PWR_MODE2. Measured at BOP_TH0 of 8.25V.<br>BOP_SRC=1, CONV_VBAT_PVDD_MODE=0  |       | 15   |       | μs               |
|        | Thermal Shutdown Temperature - Typical values |   | 130   | 140  | 150   | °C               |
|        | Thermal Shutdown Retry                        | OTE_RETRY=1   |       | 1.5  |       | s                |
|        | Output Short Current Limit on PVDD            | Output to Output, Output to GND or Output to PVDD Short   | 5     | 5.8  |       | Α                |
|        | Output Short Current Limit on VBAT1S          | Output to Output, Output to GND or Output to VBAT1S Short   | 1.45  | 2.2  |       | Α                |
|        | VBAT1S Undervoltage Lockout                   | UVLO is asserted  | 2     |      |       | V                |
|        | Threshold                                     | UVLO is de-asserted   |       |      | 2.3   | v                |
|        | AVDD Undervoltage Lockout                     | UVLO is asserted  | 1.45  |      |       | V                |
|        | Threshold                                     | UVLO is de-asserted   |       | -    | 1.6   | v                |



|      | PARAMETER  | TEST CONDITIONS                 | MIN | TYP  | MAX  | UNI  |  |
|------|--|---------------------------------|-----|------|------|------|--|
|      | IOVDD Undervoltage Lockout                         | UVLO is asserted                | 0.7 |      |      | .,   |  |
|      | Threshold  | UVLO is de-asserted             |     |      |      | V    |  |
|      | VBAT1S Internal LDO Undervoltage Lockout Threshold | UVLO is asserted                | 4   |      |      | V    |  |
|      | VBAT1S Internal LDO Overvoltage Lockout Threshold  | OVLO is asserted                |     | '    | 5.55 | V    |  |
|      | DREG   | No external load                | 1.3 | 34   |      | V    |  |
|      | VBAT1S   | No external load                | 4.  | .8   |      | V    |  |
| PICA | L CURRENT CONSUMPTION                              |                                 | 1   |      | '    |      |  |
|      |  | SDZ = 0, PVDD                   |     | 0.1  |      |      |  |
|      |  | SDZ = 0, VBAT1S                 |     | 0.1  |      | ,    |  |
|      | Hardware Shutdown                                  | SDZ = 0, AVDD                   |     | 1    |      | ⊢ µA |  |
|      |  | SDZ = 0, IOVDD                  |     | 0.1  |      |      |  |
|      |  | All Clocks Stopped, PVDD        |     | 0.1  |      |      |  |
|      | Software Shutdown                                  | All Clocks Stopped, VBAT1S      |     | 1    |      | Π    |  |
|      |  | All Clocks Stopped, AVDD        |     | 10   |      | μΑ   |  |
|      |  | All Clocks Stopped, IOVDD       |     | 1    |      |      |  |
|      |  | f <sub>s</sub> = 48 kHz, PVDD   |     | 0.05 |      |      |  |
|      | N. O. M.   | f <sub>s</sub> = 48 kHz, VBAT1S |     | 0.2  |      |      |  |
|      | Noise Gate Mode                                    | f <sub>s</sub> = 48 kHz, AVDD   |     | 2.8  |      | m    |  |
|      |  | f <sub>s</sub> = 48 kHz, IOVDD  |     | 0.1  |      |      |  |
|      |  | f <sub>s</sub> = 48 kHz, PVDD   |     | 0.02 |      |      |  |
|      | Idle Mode - PWR_MODE1,                             | f <sub>s</sub> = 48 kHz, VBAT1S |     | 3    |      |      |  |
|      | PWR_MODE3 and PWR_MODE5 (External VBAT1S)          | f <sub>s</sub> = 48 kHz, AVDD   |     | 8.6  |      | m/   |  |
|      |  | f <sub>s</sub> = 48 kHz, IOVDD  |     | 0.1  |      |      |  |
|      |  | f <sub>s</sub> = 48 kHz, PVDD   |     | 3.2  |      |      |  |
|      | Idle Mode - PWR_MODE2 (Internal VBAT1S)            | f <sub>s</sub> = 48 kHz, AVDD   |     | 9.3  |      | m    |  |
|      | 1219)  | f <sub>s</sub> = 48 kHz, IOVDD  |     | 0.1  | 0.1  |      |  |
|      |  | f <sub>s</sub> = 48 kHz, PVDD   |     | 4.1  |      |      |  |
|      | Idle Mode - PWR_MODE4 (Internal VBAT1S)            | f <sub>s</sub> = 48 kHz, AVDD   |     | 9.3  |      |      |  |
|      | 1219)  | f <sub>s</sub> = 48 kHz, IOVDD  |     | 0.1  |      | m    |  |
|      | Idle Mode - IV Sense Disabled                      | f <sub>s</sub> = 48 kHz, AVDD   |     | 6.3  |      |      |  |

Submit Document Feedback



# 6.6 I<sup>2</sup>C Timing Requirements

T<sub>A</sub> = 25 °C, AVDD = IOVDD = 1.8 V (unless otherwisenoted)

|                            |  | MIN                               | NOM MAX | UNIT |
|----------------------------|--|-----------------------------------|---------|------|
| Standard-Mo                | ode  |                                   |         |      |
| f <sub>SCL</sub>           | SCL clock frequency  | 0                                 | 100     | kHz  |
| t <sub>HD;STA</sub>        | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 4                                 |         | μs   |
| t <sub>LOW</sub>           | LOW period of the SCL clock  | 4.7                               |         | μs   |
| HIGH                       | HIGH period of the SCL clock   | 4                                 |         | μs   |
| tsu;sta                    | Setup time for a repeated START condition  | 4.7                               |         | μs   |
| HD;DAT                     | Data hold time: For I <sup>2</sup> C bus devices   | 0                                 | 3.45    | μs   |
| SU;DAT                     | Data set-up time   | 250                               |         | ns   |
| r                          | SDA and SCL rise time  |                                   | 1000    | ns   |
| t <sub>f</sub>             | SDA and SCL fall time  |                                   | 300     | ns   |
| SU;STO                     | Set-up time for STOP condition   | 4                                 |         | μs   |
| BUF                        | Bus free time between a STOP and START condition   | 4.7                               |         | μs   |
| Сь                         | Capacitive load for each bus line  |                                   | 400     | pF   |
| Fast-Mode                  |  |                                   |         |      |
| FSCL                       | SCL clock frequency  | 0                                 | 400     | kHz  |
| HD;STA                     | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 0.6                               |         | μs   |
| t <sub>LOW</sub>           | LOW period of the SCL clock  | 1.3                               |         | μs   |
| HIGH                       | HIGH period of the SCL clock   | 0.6                               |         | μs   |
| tsu;sta                    | Setup time for a repeated START condition  | 0.6                               |         | μs   |
| t <sub>HD:DAT</sub>        | Data hold time: For I <sup>2</sup> C bus devices   | 0                                 | 0.9     | μs   |
| SU;DAT                     | Data set-up time   | 100                               |         | ns   |
| t <sub>r</sub>             | SDA and SCL rise time  | 20 + 0.1 ×<br>C <sub>b</sub> [pF] | 300     | ns   |
| t <sub>f</sub>             | SDA and SCL fall time  | 20 + 0.1 ×<br>C <sub>b</sub> [pF] | 300     | ns   |
| su;sto                     | Set-up time for STOP condition   | 0.6                               |         | μs   |
| t <sub>BUF</sub>           | Bus free time between a STOP and START condition   | 1.3                               |         | μs   |
| C <sub>b</sub>             | Capacitive load for each bus line (10pF to 400pF)  |                                   | 400     | pF   |
| Fast-Mode P                | lus  |                                   |         |      |
| FSCL                       | SCL clock frequency  | 0                                 | 1000    | kHz  |
| thd;sta                    | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 0.26                              |         | μs   |
| tow                        | LOW period of the SCL clock  | 0.5                               |         | μs   |
| HIGH                       | HIGH period of the SCL clock   | 0.26                              |         | μs   |
| SU;STA                     | Setup time for a repeated START condition  | 0.26                              |         | μs   |
| t <sub>HD;DAT</sub>        | Data hold time: For I <sup>2</sup> C bus devices   | 0                                 |         | μs   |
| SU;DAT                     | Data set-up time   | 50                                |         | ns   |
| r                          | SDA and SCL Rise Time  |                                   | 120     | ns   |
| <u>.</u><br>t <sub>f</sub> | SDA and SCL Fall Time  |                                   | 120     | ns   |
| SU;STO                     | Set-up time for STOP condition   |                                   |         | μs   |
| t <sub>BUF</sub>           | Bus free time between a STOP and START condition   | 0.5                               |         | μs   |
| C <sub>b</sub>             | Capacitive load for each bus line  |                                   | 550     | pF   |

# **6.7 TDM Port Timing Requirements**

T<sub>A</sub> = 25 °C, AVDD = IOVDD = 1.8 V, 20 pF load on all outputs(unless otherwise noted)

|                        |                   | MIN | NOM MAX | UNIT |
|------------------------|-------------------|-----|---------|------|
| t <sub>H</sub> (SBCLK) | SBCLK high period | 20  |         | ns   |
| t <sub>L</sub> (SBCLK) | SBCLK low period  | 20  |         | ns   |



 $T_A$  = 25 °C, AVDD = IOVDD = 1.8 V, 20 pF load on all outputs(unless otherwise noted)

|                             |                     |  | MIN | NOM | MAX | UNIT |
|-----------------------------|---------------------|--|-----|-----|-----|------|
| t <sub>SU</sub> (FSYNC)     | FSYNC setup time    |  | 8   |     |     | ns   |
| t <sub>HLD</sub> (FSYNC)    | FSYNC hold time     |  | 8   |     |     | ns   |
| t <sub>SU</sub> (SDIN/ICC)  | SDIN/ICC setup time | SDIN/ICC setup time                          |     |     |     | ns   |
| t <sub>HLD</sub> (SDIN/ICC) | SDIN/ICC hold time  | SDIN/ICC hold time                           |     |     |     | ns   |
| $t_d(SBCLK\_SDOUT/ICC)$     | SBCLK to SDOUT/ICC  | 50% of SBCLK to 50% of SDOUT/ICC, IOVDD=1.8V |     |     | 13  |      |
|                             | delay               | 50% of SBCLK to 50% of SDOUT/ICC, IOVDD=1.2V |     |     | 17  | ns   |
| t <sub>r</sub> (SBCLK)      | SBCLK rise time     | 10 % - 90 % Rise Time                        |     |     | 8   | ns   |
| t <sub>f</sub> (SBCLK)      | SBCLK fall time     | 90 % - 10 % Fall Time                        |     |     | 8   | ns   |

6.8




Figure 6-1. I2C Timing Diagram




Figure 6-2. TDM and ICC Timing Diagram

Submit Document Feedback



# **6.9 Typical Characteristics**




Figure 6-3. Efficiency vs Output Power - PWR\_MODE1




Figure 6-5. THDN vs Output Power Over Temperature




Figure 6-4. Efficiency vs Output Power - PWR\_MODE2





Figure 6-6. THDN vs Output Power Over Voltage



4 Submit Document Feedback



### 7 Parameter Measurement Information

All typical characteristics for the devices are measured using the Bench Evaluation Module (EVM) and an Audio Precision SYS-2722 Audio Analyzer. A PSIA interface is used to allow the I<sup>2</sup>S interface to be driven directly into the SYS-2722. Speaker output terminals are connected to the Audio Precision Analyzer analog inputs through a differential-to-single ended (D2S) filter as shown below. The D2S filter contains a first order passive pole at 120 kHz. The D2S filter ensures the TAS2764 high performance class-D amplifier sees a fully differential matched loading at its outputs and the output signal is single ended.




Figure 7-1. Differential To Single Ended (D2S) Filter

Alternatively, the AUX-0025 filter can be connected directly to the class-D outputs.



## **8 Detailed Description**


### 8.1 Overview

The TAS2764 is a mono digital input Class-D amplifier optimized for portable applications where efficient battery operation and small solution size are crucial. It integrates speaker voltage and current sensing and battery tracking limiting with brown out prevention. The device operates using a TDM/I<sup>2</sup>S and I<sup>2</sup>C interfaces.

Table 8-1. Full Scales

| Input/Output Signal | Full Scale Value |
|---------------------|------------------|
| Class-D Output      | 21 dBV           |
| Voltage Monitor     | 16 V             |
| Current Sense       | 3.75 A           |
| Voltage Sense       | 14 Vpk           |

# 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Device Address Selection

The TAS2764 operates using a TDM/I $^2$ S interface. Audio input and output are provided via the FSYNC, SBCLK, SDIN and SDOUT pins using formats including I $^2$ S, Left Justified and TDM. Configuration and status are provided via the SDA and SCL pins using the I $^2$ C protocol.

Table 8-2 below illustrates how to configure the device for  $I^2C$  address. The slave addresses are shown left shifted by one bit with the R/W bit set to 0 (i.e. {ADDR[6:0],1b0}). Resistors with tolerance better than 5% must be used for setting the address configuration.

Submit Document Feedback



Table 8-2, I<sup>2</sup>C Address Selection

| I <sup>2</sup> C SLAVE ADDRESS | ADDR PIN       |
|--------------------------------|----------------|
| 0x70                           | Short to GND   |
| 0x72                           | 470 Ω to GND   |
| 0x74                           | 470 Ω to AVDD  |
| 0x76                           | 2.2k Ω to GND  |
| 0x78                           | 2.2k Ω to AVDD |
| 0x7A                           | 10 kΩ to GND   |
| 0x7C                           | 10 kΩ to AVDD  |
| 0x7E                           | Short to AVDD  |

The TAS2764 has a global 7-bit I<sup>2</sup>C address 0x80. When enabled, the device will additionally respond to I<sup>2</sup>C commands at this address regardless of the ADDR pin settings. This is used to speed up device configuration when using multiple TAS2764 devices and programming similar settings across all devices. The I<sup>2</sup>C ACK / NACK cannot be used during the multi-device writes since multiple devices are responding to the I<sup>2</sup>C command. The I<sup>2</sup>C CRC function should be used to ensure each device properly received the I<sup>2</sup>C commands. At the completion of writing multiple devices using the global address, the CRC at I2C\_CKSUM register should be checked on each device using the local address for a proper value. The global I<sup>2</sup>C address can be disabled using I2C\_GBL\_EN register bit. The I<sup>2</sup>C address is detected by sampling the ADDR pin when SDZ pin is released. Additionally, the address may be re-detected by setting I2C\_AD\_DET register bit high after power up and the ADDR pin will be re-sampled.

### 8.3.2 General I<sup>2</sup>C Operation

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system using serial data transmission. The address and data 8-bit bytes are transferred most-significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start, and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period.

The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The device holds SDA low during the acknowledge clock period to indicate acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bi-directional bus using a wired-AND connection.






Figure 8-1. Typical I<sup>2</sup>C Sequence

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. Figure 8-1 shows a generic data transfer sequence.

For information about pull-up resistors and single-byte/multiple-byte transfers see Section 11.

### 8.3.3 Register Organization

Device configuration and coefficients are stored using a page and book scheme. Each page contains 128 bytes and each book contains 256 pages. All device configuration registers are stored in book 0, page 0, which is the default setting at power up (and after a software reset). The book and page can be set by the *BOOK* and *PAGE* registers respectively.

#### Note

Programming register bits from Book\_0 and Page\_4 needs to be done in groups of four registers (32 bit format), each byte corresponding to a register and with less significant byte programmed to 00h. For instance, when programing DC level for diagnostic generator, registers 08,09,0A will be programmed to the desired value and register 0B will be programmed to 00h.

#### 8.4 Device Functional Modes

#### **8.4.1 TDM Port**

The TAS2764 provides a flexible TDM serial audio port. The port can be configured to support a variety of formats including stereo I<sup>2</sup>S, Left Justified and TDM. Mono audio playback is available via the SDIN pin. The SDOUT pin is used to transmit sample streams including speaker voltage and current sense, PVDD voltage, die temperature and channel gain.

The TDM serial audio port supports up to 16 of 32-bit time slots at 44.1/48 kHz or 8 of 32-bit time slots at a 88.2/96 kHz sample rate. Valid SBCLK to FSYNC ratios are 16, 24, 32, 48, 64, 96, 128, 192, 256, and 512. The device will automatically detect the number of time slots and it does not need to be programmed.

By default, the TAS2764 will automatically detect the PCM playback sample rate. This can be disabled and manually configured by setting the *AUTO RATE* register bit high.

The SAMP\_RATE[2:0] and SAMP\_RATIO[3:0] register bits are used to configure the PCM audio sample rate when AUTO\_RATE register bit is high (auto detection of TDM sample rate is disabled). The TAS2764 employs a robust clock fault detection engine that will automatically volume ramp down the playback path if FSYNC does not match the configured sample rate (if AUTO\_RATE = 1) or the ratio of SBCLK to FSYNC is not supported (minimizing any audible artifacts). Once the clocks are detected to be valid in both frequency and ratio, the device will automatically volume ramp the playback path back to the configured volume and resume playback.

When using the auto rate detection the sampling rate and SBCLK to FSYNC ration detected on the TDM bus is reported back on the read-only register bits FS\_RATE[2:0] and FS\_RATIO[3:0] respectively.

The TAS2764 supports a 12 MHz SBCLK operation. The system will detect or should be manually configured for a ratio of 125 or 250. In this specific ratio the last 32-bit slot should not be used to transmit data over the Section 8.4.1 or Section 8.4.2.9.1 as data will be truncated.

Figure 8-2 and Figure 8-3 below illustrate the receiver frame parameters required to configure the port for playback. A frame begins with the transition of FSYNC from either high to low or low to high (set by the FRAME\_START register bit). FSYNC and SDIN are sampled by SBCLK using either the rising or falling edge (set by the RX EDGE register bit). The RX OFFSET[4:0] register bits define the number of SBCLK cycles from

Submit Document Feedback



the transition of FSYNC until the beginning of time slot 0. This is typically set to a value of 0 for Left Justified format and 1 for an  $I^2S$  format.




Figure 8-2. TDM RX Time Slot with Left Justification




Figure 8-3. TDM RX Time Slots

The *RX\_SLEN[1:0]* register bits set the length of the RX time slot to 16, 24 or 32 (default) bits. The length of the audio sample word within the time slot is configured by the *RX\_WLEN[1:0]* register bits to 16, 20, 24 (default) or 32 bits. The RX port will left justify the audio sample within the time slot by default, but this can be changed to right justification via the *RX\_JUSTIFY* register bit. The TAS2764 supports mono and stereo down mix playback ([L+R]/2). By default the device will playback mono from the time slot equal to the I<sup>2</sup>C base address offset (set by the ADDR pin) for playback. The *RX\_SCFG[1:0]* register bits can be used to override the playback source to the left time slot, right time slot or stereo down mix set by the *RX\_SLOT\_L[3:0]* and *RX\_SLOT\_R[3:0]* register bits.

If time slot selection places reception either partially or fully beyond the frame boundary, the receiver will return a null sample equivalent to a digitally muted sample.

The TDM port can transmit a number of sample streams on the SDOUT pin including speaker voltage sense, speaker current sense, interrupts and status, PVDD voltage, die temperature and channel gain. Figure 8-4 below illustrates the alignment of time slots to the beginning of a frame and how a given sample stream is mapped to time slots.




Figure 8-4. TDM Port TX Diagram

Either the rising or falling edge of SBCLK can be used to transmit data on the SDOUT pin. This can be configured by setting the *TX\_EDGE* register bit. The *TX\_OFFSET[2:0]* register bits define the number SBCLK cycles between the start of a frame and the beginning of time slot 0. This would typically be programmed to 0 for Left Justified format and 1 for I<sup>2</sup>S format. The TDM and ICC TX can either transmit logic 0 or Hi-Z depending on the setting of the *TX\_FILL* register bit. An optional bus keeper will weakly hold the state of SDOUT and ICC pins when all devices driving are Hi-Z. Since only one bus keeper is required on SDOUT, this feature can be disabled via the *TX\_KEEPEN* register bit. The bus keeper can be configured to hold only 1LSB or Always using *TX\_KEEPLN* register bit. Additionally, the keeper LSB can be driven for a full cycle or half of cycle using *TX\_KEEPCY* register bit.

 $TX\_FILL$  is used in mono system where there is only one amplifier on  $l^2S$  bus. All the slots unused by the amplifier will be filled with zeros when  $TX\_FILL$  is set to low.

The SDOUT\_HIZ registers from page 0x01 are useful when multiple devices are on the same I<sup>2</sup>S bus. Each device does not know configuration of slots in the other devices on the bus. It is required at the system level to program the SDOUT\_HIZ registers appropriately, in such way that the settings are done correctly and do not create any contention both internally and externally.

Each sample stream is composed of either one or two 8-bit time slots. Speaker voltage sense and speaker current sense sample streams are 16-bit precision, so they will always utilize two TX time slots. The PVDD voltage stream is 12 bit precision, and can either be transmitted left justified in a 16-bit word (using two time slots) or can be truncated to 8-bits (the top 8 MSBs) and be transmitted in a single time slot. This is configured



by setting PVDD\_SLEN register bit. The Die temperature and gain are both 8-bit precision and are transmitted in a single time slot.

The time slot register for each sample stream defines where the MSB transmission begins. For instance, if VSNS\_SLOT[5:0] register bits are set to 2 (decimal), the upper 8 MSBs will be transmitted in time slot 2 and the lower 8 LSBs will be transmitted in time slot 3. Each sample stream can be individually enabled or disabled by using VSNS\_TX and ISNS\_TX register bits. This is useful to manage limited TDM bandwidth since it may not be necessary to transmit all streams for all devices on the bus.

It is important to ensure that time slot assignments for actively transmitted sample streams do not conflict. For instance, if VSNS\_SLOT[5:0] bits are set to 2 (decimal) and ISNS\_SLOT[5:0] bits are set to 3 (decimal), the lower 8 LSBs of voltage sense will conflict with the upper 8 MSBs of current sense. This will produce unpredictable transmission results in the conflicting bit slots (i.e. the priority is not defined).

When two or more devices are connected to the same SDOUT pin the slot assignment of the various devices must be kept exclusive to avoid any contention. This constraint is applicable to both Software Shutdown and Active Mode. Devices should not be programmed to transmit on the same slot.

The current and voltage values are transmitted at the full 16-bit measured values by default. The IVMON LEN[1:0] register bits can be used to transmit only the 8 MSB bits in one slot or 12 MSB bits values across multiple slots. The special 12-bit mode is used when only 24-bit I2S/TDM data can be processed by the host processor. The device should be configured with the voltage-sense slot and current-sense slot off by 1 slot and will consume 3 consecutive 8-bit slots. In this mode the device will transmit the first 12 MSB bits followed by the second 12 MSB bits specified by the preceding slot.

If time slot selections place transmission beyond the frame boundary, the transmitter will truncate transmission at the frame boundary.

The time slots for VBAT1S, PVDD and TEMP measurements are set using VBAT1S\_SLOT[5:0], PVDD\_SLOT[5:0] and TEMP\_SLOT[5:0] register bits. To enable sample stream register bits VBAT1S\_TX, PVDD\_TX and TEMP\_TX must be set high. The slot length is selected by VBAT1S\_SLEN, PVDD\_SLEN and TEMP SLEN register bits.

For TDM final processed audio slot, enable and length settings use AUDIO\_SLOT[5:0], AUDIO\_TX and AUDIO\_SLEN register bits.

Information about status of slots can be find in STATUS\_SLOT[5:0] register bits. STATUS\_TX register bit set high enables the status transmit.

The slot configuration for the TX limiter gain reduction can be set between 0 (default) and 63 by setting GAIN SLOT[5:0] register bits. It is used for the Section 8.4.2.9 and can be either over the TDM Bus or Section 8.4.2.9.1. To use this feature, the register bit GAIN\_TX needs to be set high (Enable).

## 8.4.2 Playback Signal Path

#### 8.4.2.1 High Pass Filter

Excessive DC and low frequency content in audio playback signal can damage loudspeakers. The TAS2764 employs a high-pass filter (HPF) to prevent this from occurring for the PCM playback path. The HPF FREQ PB[2:0] register bits set the corner frequencies of HPF. The filter can be bypassed by setting the register bits to 3'b000.

### 8.4.2.2 Amplifier Inversion

The device will output a non-inverted signal to the OUT\_P and OUT\_N pins. The output can be inverted with respect to the digital input value by setting the AMP INV register bit to high.

#### 8.4.2.3 Digital Volume Control and Amplifier Output Level

The gain from audio input to speaker terminals is controlled by setting the amplifier's output level and digital volume control (DVC).

Amplifier output level settings are programmed using AMP\_LEVEL[4:0] register bits. The levels are presented in the Register Map in dBV (dB relative to 1 V<sub>rms</sub>), with a full scale digital audio input (0 dBFS) and the DVC set by



default to 0 dB. It should be noted that these levels may not be achievable because of analog clipping in the amplifier, so they should be used to convey gain only.

Equation 1 below calculates amplifier output voltage:

 $V_{AMP} = INPUT + A_{DVC} + A_{AMP}$ 

(1)

#### where

- V<sub>AMP</sub> is the amplifier output voltage in dBV
- INPUT is the digital input amplitude as a number of dB with respect to 0 dBFS
- A<sub>DVC</sub> is the digital volume control setting as a number of dB
- A<sub>AMP</sub> is the amplifier output level setting as a number of dBV

The digital volume control (DVC) is configurable from 0 dB to -100 dB in 0.5 dB steps by setting the DVC\_LVL[7:0] register bits. Settings greater than C8h are interpreted as mute. When a change in digital volume control occurs, the device ramps the volume to the new setting based on the DVC\_RAMP\_RATE[1:0] register bits status. If DVC\_RAMP\_RATE[1:0] bits are set to 2'b11 the volume ramping is disabled. This setting can be used to speed up startup, shutdown and digital volume changes when volume ramping is handled by the system master.

The Class-D amplifier uses a closed-loop architecture, so the gain does not depend on power supply. The approximate threshold for the onset of analog clipping is calculated in Equation 2.

$$V_{PK} = V_{SUP} * \frac{R_L}{R_{FET} + R_P + R_L}$$

$$\tag{2}$$

#### where

- V<sub>PK</sub> is the maximum peak un-clipped output voltage in V
- V<sub>SUP</sub> is the power supply of class-D output stage
- R<sub>I</sub> is the speaker load in Ω
- $R_P$  is the parasitic resistance on PCB (routing, filters) in  $\Omega$
- $R_{FET}$  is the power stage total resistance (HS FET, LS FET, Sense Resistor, bonding, packaging) in  $\Omega$

When VBAT1S supplies class-D output stage typical  $R_{\text{FET}}$  value is 1  $\Omega$ . For PVDD supply  $R_{\text{FET}}$  typical value is 0.5  $\Omega$ .

#### 8.4.2.3.1 Safe Mode

The safe mode is a single bit that will enable 18 dB attenuation in the forward path. It is similar to setting the DVC\_LVL[7:0] register bits to a setting of 24h (-18dB). When the SMODE\_EN bit is set to high, the DVC LVL[7:0] register bits will be ignored and volume ramping disabled.

### 8.4.2.4 VBAT1S Supply

The TAS2764 can operate with or without a VBAT1S supply. When configured without a VBAT1S supply, the PVDD voltage will be used with an internal LDO to generate this supply voltage. A decoupling capacitor should still be populated as recommended in Table 9-1. In this case, VBAT1S\_MODE bit should be set to high before transitioning from software shutdown. More details about VBAT1S supply modes of operation can be found in Section 12.1.

### 8.4.2.5 Low Voltage Signaling (LVS)

The TAS2764 monitors the absolute value of the audio stream.



When the input was initially above the programmed threshold set by LVS\_FTH[4:0] register bits the Class D was supplied by PVDD rail. If the signal level drops below this threshold for longer than the hysteresis time defined by LVS HYS[3:0] bits the Class-D supply will switch to VBAT1S.

The BYP\_EN pin will be asserted (open drain released). All values of LVS\_HYS[3:0] bit settings will ensure the remaining samples will be output before BYP\_EN is asserted. When multiple devices have BYP EN pin connected together, any device requiring a supply voltage higher than the threshold will pull the open drain output low.

When the signal level crosses above the programmed threshold set by LVS FTH[4:0] bits the Class-D supply will switch to PVDD.

The open-drain BYP\_EN pin will be de-asserted (actively pulling the output low) after a delay programmed by the LVS DLY[1:0] register bits . The Y Bridge will switch from VBAT1S to PVDD after a delay programmed by the CDS DLY[1:0] register bits.

LVS threshold is set based on the output signal level and is measured in dBFS.

The LVS threshold can alternately be configured to be a value relative to the VBAT1S voltage. To use the alternate configuration set the LVS\_TMODE bit to high and use the LVS\_RTH[3:0] register bits for setting the threshold.

In the case of threshold relative to VBAT1S the class D will swich to VBAT1S for output signal meeting the following condition: V<sub>OUT</sub><VBAT1S\*CD\_EFF - LVS\_RTH, where CD\_EFF is set by registers 48h-4Bh from page 0x04 and LVH RTH is set by bits [3:0] of register 6Ah from page 0x00.

The LVS fixed thresholds, when CDS MODE[1:0]=11 (PWR MODE2 and PWR MODE5 from Section 12.1), can be set using register bits LVS\_FTH\_LOW[1:0]. When CDS\_MODE[1:0]=00 (PWR\_MODE1 and PWR MODE3 from Section 12.1) the thresholds should be set with register bits LVS FTH[4:0].

### 8.4.2.6 Y-Bridge

The TAS2764 Class-D output uses a Y-Bridge configuration to improve efficiency during playback. The Section 8.4.2.5 is internally used to select between the PVDD and VBAT1S supplies. This feature is enabled by setting CDS MODE[1:0] bits to 2'b00 when both PVDD and VBAT1S are supplied to the device. If not configured to Ybridge mode the device will use only the selected supply for class-D output even if clipping would otherwise occur. The device can operate using only PVDD to supply class-D output. In this configuration the VBAT1S can be provided from external supply (register bit VBAT1S=0) or generated by an internal LDO (register bit VBAT1S=1). In this case CDS\_MODE[1:0] bits should be set to 2'b10. The TAS2764 Y-Bridge with Low Power on VBAT1S can be used to switch to the VBAT1S rail only at very low power when close to idle. This will reduce the class-D output swing when near idle and limit the current requirements of the VBAT1S supply. Set the CDS\_MODE[1:0] register to 2'b11 for this mode.

See Section 12.1 for details on programming the power modes.

The change to the class-D supply determined by the Section 8.4.2.5 can have a delay programed by CDS DLY[1:0] register bits.

When in Y-Bridge mode, if the PVDD falls below (VBAT1S+4V) level the Y-bridge will stop switching between supplies and will remain on the PVDD supply.

### 8.4.2.7 Noise Gate

The TAS2764 has a noise-gate feature that monitors the input signal and powers down the class-D when the signal goes below the set threshold set by NG LVL[1:0] bits for longer than the time set by NG HYST[1:0] register bits. When the signal goes above the threshold the class-D will re-power in 7 samples before the samples applied to the audio input interface reach the class-D bridge. This feature is enabled by setting NG EN bit to high. Once enabled it is able to power up and down the channel within the device processing delay requiring no additional external control. Volume ramping can be also used during noise gate operations by setting NG DVR EN bit to low.



The noise gate can be configured with finer resolution at the expense of additional I<sup>2</sup>C writes. Use *NGFR\_EN* bit to enable this mode and register bits *NGFR\_LVL[31:0]* to set the fine resolution. The fine resolution hysteresis is set using *NGFR\_HYST[18:3]* register bits.

#### Note

When noise gate triggers due to input signal below the threshold, the SAR outputs will be kept at the levels existing prior to the triggering event.

During Noise Gate mode SAR and DSP are disabled and voltage and temperature measurements transmited through TDM (SDO) will be at zero.

### 8.4.2.8 Supply Tracking Limiter with Brown Out Prevention

The TAS2764 contains a supply tracking limiter to control distortion and brownout prevention to mitigate brownout events. The gain reduction that occurs due to this block can be aligned across multiple devices using the Inter Chip Gain Alignment feature (Section 8.4.2.9) . The maximum device attenuation set by <code>DEV\_MAX\_ATTN[6:0]</code> register bits can be used to limit the combination of the limiter and brownout attenuation or the Inter Chip Gain Alignment.

The Supply Tracking Limiter (Section 8.4.2.8.1) and the BOP (Section 8.4.2.8.2) are configured independently. The Inter Chip Gain Alignment, if enabled, keeps multiple device gains in sync if the Supply Tracking Limiter and BOP need to reduce the gain. However, the BOP will take priority in the device. In order to prevent the Supply Tracking Limiter and BOP from both making simultaneous adjustments to the system, the Supply Tracking Limiter and Inter Chip Gain Alignment will be pause once the BOP engages until it fully releases.




Figure 8-5. Limiter and Brown Out Prevention Interaction Diagram

The attenuation applied to the device can be selected to be either the sum of the limiter attenuation (ICLA) and Brownout attenuation (ICBA) or the maximum of the two of them by setting the *ICG MODE* register bit.

### 8.4.2.8.1 Supply Tracking Limiter

The TAS2764 monitors the PVDD supply voltage and the audio signal to automatically decrease gain when the audio signal peaks exceed a programmable threshold. This helps prevent clipping and extends playback time through end of charge battery conditions. The limiter threshold can be configured to track PVDD below a programmable inflection point with a programmable slope. A minimum threshold sets the limit of threshold reduction from PVDD tracking.

The limiter is enabled by setting the *LIM EN* bit register to high.

Configurable attack rate, hold time and release rate are provided to shape the dynamic response of the limiter (LIM\_ATK\_RT[3:0], LIM\_HLD\_TM[2:0] and LIM\_RLS\_RT [3:0] register bits).

A maximum level of attenuation applied by the limiter is configurable via the *LIM\_MAX\_ATTN[3:0]* register bits. If the limiter mode is attacking and if it reaches the maximum attenuation, gain will not be reduced any further.



The limiter begins reducing gain when the output signal level is greater than the limiter threshold. The limiter can be configured to track PVDD below a programmable inflection point with a minimum threshold value. Figure 8-6 below shows the limiter configured to limit to a constant level regardless of PVDD level. To achieve this behavior, set the limiter maximum threshold to the desired level via the LIM\_TH\_MAX[31:0] register bits. Set the limiter inflection point (register bits LIM\_INF\_PT[31:0]) below the minimum allowable PVDD setting. The limiter minimum threshold, set by register bits LIM\_TH\_MIN[31:0], does not impact limiter behavior in this use case.




Figure 8-6. Limiter with Fixed Threshold




Figure 8-7. Limiter with Inflection Point




Figure 8-8. Limiter with Dynamic Threshold




Figure 8-9. Limiter with Inflection Point and Minimum Threshold

Figure 8-7 shows how to configure the limiter to track PVDD below a threshold without a minimum threshold. Set the LIM\_TH\_MAX[31:0] register bits to the desired threshold and LIM\_INF\_PT[31:0] register bits to the desired inflection point where the limiter will begin reducing the threshold with PVDD. The LIM\_SLOPE[31:0] register bits can be used to change the slope of the limiter tracking with PVDD. The default value of 1 V/V will reduce the threshold 1 V for every 1 V of drop in PVDD. More aggressive tracking slopes can be programmed if desired. Program the LIM\_TH\_MIN[31:0] bits below the minimum PVDD to prevent the limiter from having a minimum threshold reduction when tracking PVDD.

The limiter with a supply tracking slope can be configured in an alternate way. By setting LIM\_HR\_EN register bit to 1'b1, a headroom can be specified as a percentage of the supply voltage using a 1V/V slope by setting LIM\_DHR[4:0] register bits. For example if a headroom of -10% is specified, the peak output voltage will be set to be 10% higher than PVDD. In this use case presented in Figure 8-8 the limiting begins for signals above the supply voltage and will result in a fixed clipping. If a positive headroom of +10% is specified the peak output voltage will be dynamically set 10% below the current PVDD. In this use case the limiting will begin at signal levels lower than the supply voltage and prevent clipping from occurring.

To achieve a limiter that tracks PVDD only up to a minimum threshold, configure the limiter LIM\_TH\_MAX [31:0] and LIM\_SLOPE[31:0] register bits as in the previous examples. Then additionally set the LIM\_TH\_MIN[31:0] register bits to the desired minimum threshold. Supply voltage below this minimum threshold will not continue to decrease the signal output voltage. This is shown in Figure 8-9.

By setting register bit *LIM\_DHYS\_EN* to low the limiter mechanism depends on settings for maximum/minimum thresholds, inflection point and slope. Once this bit is set high the limiter dynamic headroom is enabled.



When a BOP (Section 8.4.2.8.2) event occurs the limiter updates can be paused (LIM\_PDB register bit set to 1'b1) until the BOP fully releases. This can be used to prevent undesired interactions between both protection systems.

#### 8.4.2.8.2 Brownout Prevention (BOP)

Brownout Prevention (BOP) feature provides a priority input to the limiter to generate a fast response to transient dips in supply voltage at end of charge conditions that can cause system level brownout. When supply voltage dips below the BOP threshold, the limiter begins reducing gain at a configurable attack rate. When supply voltage rises above the BOP threshold, the limiter will begin to release after the programmed hold time. The BOP feature can be enabled by setting the BOP\_EN register bit high. The brownout supply source can be set using BOP\_SRC register bit to either PVDD (BOP\_SRC =1) or VBAT1S (BOP\_SRC =0) depending on application need. It should be noted that the BOP feature is independent of the limiter and will function, if enabled, even if the Supply Tracking Limiter is disabled.

The BOP can be configured to attack the gain through four levels as the supply voltage continues to drop. The BOP threshold Level 3 is set using the BOP\_TH3[7:0] register bits followed by threshold Level 2 using BOP\_TH2[7:0] register bits, Level 1 threshold set by BOP\_TH1[7:0] bits and finally crossing Level 0 set by BOP\_TH0[7:0] register bits.

The BOP level that is not used can be disabled individually (register bits BOP\_DIS0, BOP\_DIS1, BOP\_DIS2, BOP\_DIS\_3) providing flexibility from one to four levels. Levels should be disabled in the order three to one for proper operation.

Each level has a separate Attack Rate (register bits BOP\_ATK\_RT0[2:0] to BOP\_ATK\_RT3[2:0]), Attack Step Size (register bits BOP\_ATK\_ST0[2:0] to BOP\_ATK\_ST3[2:0]), Release Rate (register bits BOP\_RLS\_RT0[2:0] to BOP\_RLS\_RT3[2:0]), Release Step Size (register bits BOP\_RLS\_ST0[3:0] to BOP\_RLS\_ST3[3:0]), Dwell Time (register bits BOP\_DT0[2:0] to BOP\_DT3[2:0]), Hold Time (register bits BOP\_HT0[2:0] to BOP\_HT3[2:0]), Maximum Attenuation and Shutdown.

When BOP supply source is set to PVDD input the SAR convertor will not digitize the VBAT1S voltage to reduce latency in the first attack of the BOP engine.

For proper device operation the following conditions must be met:

- BOP\_MAX\_ATTN0 > BOP\_MAX\_ATTN1 > BOP\_MAX\_ATTN2 > BOP\_MAX\_ATTN3
- BOP\_TH Level 3 > BOP\_TH Level 2 > BOP\_TH Level 1 > BOP\_TH Level 0.

Use bits BOP\_MAX\_ATTN of registers BOP\_CFG4, BOP\_CFG9, BOP\_CFG14, BOP\_CFG20 from Register Map to set attenuation levels. Registers BOP\_CFG5, BOP\_CFG10, BOP\_CFG15, BOP\_CFG21 will be used for setting the BOP threshold levels.

The TAS2764 can also immediately mute and then shutdown the device when a BOP event occurs by reaching Level 0 if the BOP\_SHDN register bit is set high. For the device to continue playing audio again it must transition through a SW/HW shutdown state. If the hold time set by BOP\_HT0÷4[2:0] register bits is at 7h (Infinite) the device needs to transition through a mute or SW/HW shutdown state or the register bit BOP\_HLD\_CLR can be set to high (which will cause the device to exit the hold state and begin releasing). This bit is self clearing and will always read-back low.




Figure 8-10. Brownout Prevention Event

The TAS2764 BOP engine will keep track of the current level state, the lowest BOP level that has been engaged and the lowest sensed BOP supply voltage. This information is continually updated until requested. When this



information is polled the register BOP\_STAT\_HLD is set high. This will pause the updates of the current state (BOP\_STAT\_STATE[3:0]) and lowest BOP level (BOP\_STAT\_LLVL[2:0]) registers bits allowing them to be read back. Once the read is complete the register bit BOP STAT HLD should be set low again clearing the current BOP status registers and re-enabling the updates based on current BOP state.

The lowest PVDD measurement since the last read is also available in register bits BOP STAT PVDD[9:0] if BOP\_STAT\_HLD register bit is set high before reading.

### 8.4.2.9 Inter Chip Gain Alignment

The TAS2764 supports alignment of limiter and brownout prevention dynamics across devices using the dedicated Section 8.4.2.9.1 or across the TDM output bus. This ensures consistent gain between channels during limiting or brownout events since these dynamics are dependent on audio content, which can vary across channels. Each device can be configured to align to a specified number of other devices, which allows creation of groupings of devices that align only to each other.

Limiter and brownout activity is optionally transmitted by each device on SDOUT or ICC pin in an 24-bit time slot. When both limiter and brownout are enabled the data is comprised or 12-bit limiter and 12-bit brownout data. If only the limiter is enabled the data will be 12-bit limiter data only. Gain reduction should be transmitted in adjacent time slots for all devices that are to be aligned beginning with the first slot that is specified by the ICGA SLOT[5:0] register bits. The order of the devices is not important as long as they are adjacent. The time slot for limiter gain reduction is configured by the GAIN SLOT[5:0] register bits and enabled by the GAIN TX register bit being set high. The ICGA\_SEN[7:0] register bits specify which time slots should be listened to for gain alignment. This allows any number of devices between two and eight to be grouped together. At least two of these devices should be enabled for alignment to take place.

To enable the inter-chip limiter alignment the ICLA\_EN register bit should be set to high. To enable the inter chip BOP alignment the ICBA EN register bit should be set to high. All devices should be configured with identical limiter and brownout prevention settings.

### 8.4.2.9.1 Inter-Chip Communication (ICC) Pin

The TAS2764 has a dedicated ICC bus pin that can be used for the Section 8.4.2.9 function. This data pin enables gain alignment without consuming slots on the Section 8.4.1. The ICC pin is connected to all TAS2764 devices in the system and slots are configured using register bits GAIN SLOT[5:0]. This bus uses the Section 8.4.1 BCLK and FSYNC and requires all devices to be configured using the same sampling clock. The ICC pin supports separate bus keeper configuration from the SDOUT pin on the TDM bus. If the ICC pin is disabled or used for GPIO functionality the Section 8.4.2.9 will occur on the TDM bus instead of the ICC pin. Register bits ICC\_MODE[2:0] are used to set the ICC pin functionality.

#### 8.4.2.10 Class-D Settings

#### 8.4.2.10.1 Synchronization and EMI

The TAS2764 Class-D amplifier supports spread spectrum PWM modulation, which can be enabled by setting the AMP SS register bit high. This can help reduce EMI in the system.

By default the Class-D amplifier switching frequency is based on the device trimmed internal oscillator. To synchronize switching to the audio sample rate, set the CLASSD SYNC register bit high. When the Class-D is synchronized to the audio sample rate, the RAMP RATE register bit must be set depending on the audio sample rate based on either 44.1 kHz or 48 kHz frequency. For 44.1, 88.2 and 176.4 kHz, set RAMP RATE bit high and for 48, 96 and 192 kHz, set this bit low. This ensures that the internal ramp generator has the appropriate slope.

The TAS2764 supports closed loop edge-rate control on the class-D switching. This feature is enabled by ERC EN register bit. With a PVDD of less that 8 V the edge rate can slow down up to two times. A slower edgerate will reduce EMI and degrade efficiency. A faster edge-rate will improve efficiency but result in increased EMI. The edge-rate of the class-D output can be set using EDGE RATE[1:0] register bits.



#### 8.4.3 SAR ADC

An ADC monitors PVDD voltage, VBAT1S voltage and die temperature. The results of these conversions are available via register readback (*PVDD\_CNV*, *VBAT1S\_CNV* and *TMP\_CNV* register). PVDD and VBAT1S voltage conversions are also used by the limiter and brown out prevention blocks.

The ADC runs at a fixed 667 kHz sample rate (1.5 µs per conversion) interleaved between PVDD voltage and die temperature measurements. This gives an effective sample rate of 333 kHz (3 µs per conversion) with a latency of 1 sample (1.5 µs). It results in a worst case measurement latency of 4.5 µs. Actual PVDD and VBAT1S voltages are calculated by dividing the *PVDD\_CNV[11:0]* and *VBAT1S\_CNV[11:0]* decimal values of register bits by 128. The die temperature is calculated by subtracting 93 from the decimal value of *TMP\_CNV[7:0]* register bits. The supply voltages PVDD and VBAT1S can be filtered using the proper setting of the *SAR\_FLT[1:0]* register bits but will increase measurement latency. The register bits content should always be read from MSB to LSB.

### 8.4.4 Current and Voltage (IV) Sense

The TAS2764 provides speaker voltage and current sense measurements for real time monitoring of loudspeaker behavior. The VSNS\_P and VSNS\_N pins should be connected after any ferrite bead filter (or directly to the OUT\_P and OUT\_N connections if no EMI filter is used). The V-Sense connections eliminate voltage drop error due to packaging, PCB interconnect or ferrite bead filter resistance. The V-sense connections are also used for Section 8.4.5 to correct for any voltage drop induced gain error or non-linearity due to the ferrite bead. It should be noted that any interconnect resistance after the VSNS terminals will not be corrected for, so it is advised to connect the sense connections as close to the load as possible.

The voltage and current sense ADCs have a DC blocking filter. This filter can be disabled using the HPF\_FREQ\_REC[2:0] register bits.

I-Sense and V-Sense can be powered down by asserting the *ISNS\_PD* and *VSNS\_PD* register bits respectively. When powered down, the device will return null samples for the powered down block.

### 8.4.5 Post Filter Feed-Back (PFFB)

The device support post-filter feedback by closing the amplifier feedback loop after the external filter. The feedback is applied using the VSNS\_N and VSNS\_P terminals of the device. This feature can be disabled using the *PFFB\_EN* register bit (if an external filter that violates the amplifier loop stability is implemented). When PFFB is disabled, the feedback will be internally routed from the OUT\_N and OUT\_P pins of the device.

In the PFFB mode of operation the following conditions have to be met:  $\omega_0$ >10MHz and  $\omega_0$ /Q>2.5MHz ( $\omega_0$  and Q are the cutoff frequency and the quality factor of the external filter).

When using PFFB with external LC filtering overshoot might occur at the speaker terminals. It is recommended to connect resistors (see Section 9.2) between speaker terninals and VSNS pins to protect internal diodes. As an example, 1  $k\Omega$  resistors will reduce the amplifier gain by 0.6% (the external resistors will appear in parallel with the internal 10  $k\Omega$  resistors between OUT and VSNS pins).

### 8.4.6 Load Diagnostics

The TAS2764 can check the speaker terminal for an open or short. This can be used to verify the continuity of the speaker or the traces to the speaker. The entire operation is performed by the TAS2764 and result is reported using the IRQZ pin or by reading over I<sup>2</sup>C bus on completion. The load diagnostics can be performed using external audio clock (register bit LDG\_CLK=0) or the internal oscillator (LDG\_CLK=1).

The speaker open (UT) and short (LT) thresholds are configured using the respective *LDG\_RES\_UT[31:0]* and *LDG\_RES\_LT[31:0]* register bits. The diagnostic is run by selecting one of the load diagnostic modes set by *MODE[2:0]* register bits. The load diagnostic can be run before transitioning to active mode or stand-alone returning to software shutdown when complete. When the load diagnostics is run it will play a 22kHz at -35dBFS for 100ms and measure the resistance of the speaker trace. The result is averaged over the time specified by the *LDG\_AVG[1:0]* register bits. The measured speaker impedance can be read from *LDS\_RES\_VAL[31:0]* register bits.



#### 8.4.7 Thermal Foldback

The TAS2764 monitors the die temperature and can automatically limit the audio signal when the die temperature reaches a set threshold. It is recommended to use the thermal fold-back registers to configure this protection mechanism as the software will perform the necessary math for each register.

Thermal fold-back can be disabled using TFB EN register bit. If the die temperature reaches the value set by TF TEMP TH[31:0] register bits this feature will begin to attenuate the audio signal to prevent the device from shutting down due to over-temperature. It will attenuate the audio signal by a value set in TF\_LIMS[31:0] register bits over a range of temperature set by TF\_TEMP\_TH[31:0] register bits. The thermal fold-back attack is at a fixed rate of 0.25dB per sample. A maximum attenuation can be specified using register bits TF MAX ATTN[31:0]. However, if the device continue to heat up, eventually the device over-temperature will be triggered. The attenuation will be held for a number of samples set by register bits TF HOLD CNT[31:0], before the attenuation will begin releasing.

#### 8.4.8 Over Power Protection

The TAS2764 monitors the temperature of the internal power FETs. If the maximum continue power is high and power FETs temperature goes up above a threshold, an inbuilt protection circuit will shutdown the device.

### 8.4.9 Clocks and PLL

The device clocking is derived from the SBCLK input clock. The tables below show the valid SBCLK clock frequencies for each sample rate and SBCLK to FSYNC ratio (for 44.1 kHz and 48 kHz family frequencies).

If the sample rate is properly configured via the SAMP\_RATE[2:0] register bits, no additional configuration is required as long as the SBCLK to FSYNC ratio is valid. The device will detect improper SBCLK frequencies and SBCLK to FSYNC ratios and volume ramp down the playback path to minimize audible artifacts. After the clock error is detected, the device will enter a low power halt mode after a time set by CLK HALT TIMER[2:0] register bits if CLK HALT EN bit is high. Additionally, the device can automatically power up and down on valid clock signals if CLK ERR PWR EN register bit is set to high. The device sampling rate should not be changed while this feature is enabled. In this mode the CLK HALT EN bit register should be set high in order for this feature to work properly.

Table 8-3. Supported SBCLK Frequencies (48 kHz based sample rates)

| Sample Rate | SBCLK to FSYNC Ratio |            |           |            |            |           |            |  |
|-------------|----------------------|------------|-----------|------------|------------|-----------|------------|--|
| (kHz)       | 16                   | 24         | 32        | 48         | 64         | 96        | 125        |  |
| 48 kHz      | 768 kHz              | 1.152 MHz  | 1.536 MHz | 2.304 MHz  | 3.072 MHz  | 4.608 MHz | 6 MHz      |  |
| 96 kHz      | 1.536 MHz            | 2.304 MHz  | 3.072 MHz | 4.608 MHz  | 6.144 MHz  | 9.216 MHz | 12 MHz     |  |
| Sample Rate | SBCLK to FSYNC Ratio |            |           |            |            |           |            |  |
| (kHz)       | 128                  | 192        | 250       | 256        | 384        | 500       | 512        |  |
| 48 kHz      | 6.144 MHz            | 9.216 MHz  | 12 MHz    | 12.288 MHz | 18.432 MHz | 24 MHz    | 24.576 MHz |  |
| 96 kHz      | 12.288 MHz           | 18.432 MHz | 24 MHz    | 24.576 MHz | -          | -         | -          |  |

Table 8-4. Supported SBCLK Frequencies (44.1 kHz based sample rates)

| Sample Rate | SBCLK to FSYNC Ratio |             |            |             |             |            |             |  |
|-------------|----------------------|-------------|------------|-------------|-------------|------------|-------------|--|
| (kHz)       | 16                   | 24          | 32         | 48          | 64          | 96         | 125         |  |
| 44.1 kHz    | 705.6 kHz            | 1.0584 MHz  | 1.4112 MHz | 2.1168 MHz  | 2.8224 MHz  | 4.2336 MHz | 5.5125 MHz  |  |
| 88.2 kHz    | 1.4112 MHz           | 2.1168 MHz  | 2.8224 MHz | 4.2336 MHz  | 5.6448 MHz  | 8.4672 MHz | 11.025 MHz  |  |
| Sample Rate | SBCLK to FSYNC Ratio |             |            |             |             |            |             |  |
| (kHz)       | 128                  | 192         | 250        | 256         | 384         | 500        | 512         |  |
| 44.1 kHz    | 5.6448 MHz           | 8.4672 MHz  | 11.025 MHz | 11.2896 MHz | 16.9344 MHz | 22.05 MHz  | 22.5792 MHz |  |
| 88.2 kHz    | 11.2896 MHz          | 16.9344 MHz | 22.05 MHz  | 22.5792 MHz | -           | -          | -           |  |



### 8.5 Operational Modes

#### 8.5.1 Hardware Shutdown

The device enters Hardware Shutdown mode if the SDZ pin is asserted low. In Hardware Shutdown mode, the device consumes the minimum quiescent current from AVDD, VBAT1S and PVDD supplies. All registers loose state in this mode and I<sup>2</sup>C communication is disabled.

In normal shutdown mode if SDZ is asserted low while audio is playing, the device will ramp down volume on the audio, stop the Class-D switching, power down analog and digital blocks and finally put the device into Hardware Shutdown mode. If configured in normal shutdown mode with timeout the device will force a hard shutdown after a timeout set by the configurable shutdown timer (register bits SDZ\_TIMEOUT[1:0]). The device can also be configured for forced hard shutdown and in this case it will not attempt to gracefully disable the audio channel. The shutdown mode can be controlled using SDZ\_MODE[1:0] register bits.

When SDZ is released, the device will sample the ADDR pin and enter the software shutdown mode.

#### 8.5.2 Mode Control and Software Reset

The TAS2764 mode can be configured by writing the MODE/2:01 register bits.

A software reset can be accomplished by setting high the *SW\_RESET* register bit. This bit is self clearing. Once enabled it will restore all registers to their default values.

#### 8.5.3 Software Shutdown

Software Shutdown mode powers down all analog blocks required to playback audio, but does not cause the device to loose register state.

The registers are available through I<sup>2</sup>C interface.

Software Shutdown is enabled by asserting the *MODE[2:0]* register bits to 3'b010. If audio is playing when Software Shutdown is asserted, the Class-D will volume ramp down before shutting down. When de-asserted, the Class-D will begin switching and volume ramp back to the programmed digital volume setting.

#### 8.5.4 Mute

The TAS2764 will ramp down volume of the Class-D amplifier to a mute state by setting the *MODE[2:0]* register bits to 3'b001. During mute the Class-D still switches but transmits no audio content. If mute is de-asserted, the device will ramp back the volume to the programmed digital setting.

#### 8.5.5 Active

In Active Mode the Class-D switches and plays back audio. Speaker voltage and current sensing are operational if enabled. PDM inputs are also active if enabled. Set the *MODE[2:0]* register bits to 3'b000 to enter active mode.

### 8.5.6 Diagnostic

The TAS2764 has a diagnostic generator that can be used without any PCM clocking to the device. If  $DG\_CLK$  register bit is set low, an internal oscillator is used to generate the test patterns selected by  $DG\_SIG[4:0]$  register bits. For sine-wave generation the sampling frequency  $f_s$  should be first set using the  $SAMP\_RATE[2:0]$  register bits.

The programable DC level for diagnostic mode can be set using the DG DC[31:0] register bits.

To play a DC diagnostic tone set the bits HPF FREQ PB[2:0] in register 0x04 to 0h (disabled DC blocker).

### 8.5.7 Noise Gate

In this mode of operation described in section Section 8.4.2.7 the TAS2764 monitors the signal and powers down the class-D when signal goes below a threshold.

#### 8.6 Faults and Status

During the power-up sequence, the circuit monitoring the AVDD pin (UVLO) will hold the device in reset (including all configuration registers) until the supply is valid. The device will not exit hardware shutdown until



AVDD is valid and the SDZ pin is released. Once SDZ is released, the digital core voltage regulator will power up, enabling detection of the operational mode. If AVDD dips below the UVLO threshold, the device will immediately be forced into a reset state.

The device also monitors the PVDD supply and holds the analog core in power down if the supply is below the UVLO threshold (set by register bits PVDD\_UVLO\_TH[5:0]). If the TAS2764 is in active operation and an UVLO fault occurs, the analog blocks will immediately be powered down to protect the device. These faults are latched and require a transition through HW/SW shutdown to clear the fault. The latched registers will report UVLO faults.

The device transitions into software shutdown mode if it detects any faults with the TDM clocks such as:

- · Invalid SBCLK to FSYNC ratio
- Invalid FSYNC frequency
- Halting of SBCLK or FSYNC clocks

Upon detection of a TDM clock error, the device transitions into software shutdown mode as quickly as possible to limit the possibility of audio artifacts. Once all TDM clock errors are resolved, the device volume ramps back to its previous playback state. During a TDM clock error, the IRQZ pin will assert low if the clock error interrupt mask register bit  $IM\_TDMCE$  is set low. The clock fault is also available for read-back in the latched fault status registers (bits  $IL\_TDMCE$  and  $IR\_TDMCE$ ). Reading the latched fault status register clears the register.

The TAS2764 also monitors die temperature and Class-D load current and will enter software shutdown mode if either of these exceed safe values. As with the TDM clock error, the IRQZ pin will assert low for these faults if the appropriate fault interrupt mask register bit is set low for over temperature and for over current. The fault status can also be monitored in the latched fault registers as with the TDM clock error.

Die over temperature and Class-D over current errors can either be latching (i.e. the device will enter software shutdown until a HW/SW shutdown sequence is applied) or they can be configured to automatically retry after a prescribed time. This behavior can be configured in the OTE\_RETRY, OCE\_RETRY, PVDD\_UVLO\_RETRY and VBAT1S\_UVLO\_RETRY register bits (for over temperature, over current, PVDD under-voltage lockout, and VBAT1S UVLO respectively). Even in latched mode, the Class-D will not attempt to retry after an over temperature or over current error until the retry time period (1.5s) has elapsed. This prevents applying repeated stress to the device in a rapid fashion that could lead to device damage. If the device has been cycled through SW/HW shutdown, the device will only begin to operate after the retry time period.

By default all retry features are disabled.

The status registers (and IRQZ pin if enabled via the status mask register) also indicate limiter behavior including when the limiter is activated, when PVDD is below the inflection point, when maximum attenuation has been applied, when the limiter is in infinite hold and when the limiter has muted the audio.

In the situations when the device operates in PWR\_MODE2 or PWR\_MODE4, the VBAT1S pin is supplied by an internal LDO. Protection circuits monitor this block and generate faults in case of under voltage, over voltage or if the LDO is over loaded. There is no re-try if one of these faults triggers; the device goes into shut down and the IRQZ pin will go low.

The IRQZ pin is an open drain output that asserts low during unmasked fault conditions and therefore must be pulled up with a resistor to IOVDD. An internal pull up resistor is provided in the TAS2764 and can be accessed by setting the IRQZ\_PU register bit high. Figure 8-11 below highlights the IRQZ pin circuit.






Figure 8-11. IRQZ Pin

The IRQZ interrupt configuration can be set using IRQZ\_PIN\_CFG[1:0] register bits. The IRQZ\_POL register bit sets the interrupt polarity and IRQZ\_CLR register bit allows to clear the interrupt latch register bits.

Live flag registers are active only when the device is in active mode of operation. If the device is put in shutdown by  $I^2C$  command or due to any fault condition described below, the live flags will be reset. Latched flags will not be reset in this condition and available for user to read their status.

**Table 8-5. Fault Interrupt Mask** 

| Interrupt  | Live Register      | Latch Register | Mask Register  | Default (1 = Mask) |
|--|--------------------|----------------|----------------|--------------------|
| Temp Over 105C                                     | IL TO105           | IR TO105       | IM TO105       | 1                  |
| Temp Over 115C                                     | IL TO115           | IR TO115       | IM TO115       | 1                  |
| Temp Over 125C                                     | IL TO125           | <br>IR TO125   | IM_TO125       | 1                  |
| Temp Over 135C                                     | IL TO135           | IR TO135       | IM_TO135       | 1                  |
| Over Temp Error                                    | Device in shutdown | IR_OT          | IM_OT          | 0                  |
| Over Current Error                                 | Device in shutdown | IR_OC          | IM_OC          | 0                  |
| TDM Clock Error                                    | IL_TDMCE           | IR_TDMCE       | IM_TDMCE       | 1                  |
| TDM Clock Error: Invalid SBCLK ratio or FS rate    |                    | IR_TDMCEIR     |                |                    |
| TDM Clock Error: FS changed on the fly             |                    | IR_TDNCEFC     |                |                    |
| TDM Clock Error: SBCLK FS ratio changed on the fly |                    | IR_TDMCERC     |                |                    |
| BOP Active   | IL_BOPA            | IR_BOPA        | IM_BOPA        | 0                  |
| BOP Level 0 Active                                 | IL_BOPL0A          | IR_BOPL0A      | IM_BOPL0A      | 0                  |
| BOP Level 1 Active                                 | IL_BOPL1A          | IR_BOPL1A      | IM_BOPL1A      | 0                  |
| BOP Level 2 Active                                 | IL_BOPL2A          | IR_BOPL2A      | IM_BOPL2A      | 0                  |
| BOP Level 3 Active                                 | IL_BOPL3A          | IR_BOPL3A      | IM_BOPL3A      | 0                  |
| BOP Infinite Hold                                  | IL_BOPIH           | IR_BOPIH       | IM_BOPIH       | 0                  |
| BOP Mute   | IL_BOPM            | IR_BOPM        | IM_BOPM        | 0                  |
| BOP Started  |                    | IR_BOPSD       | IM_BOPSD       | 1                  |
| PVDD Below Limiter Inflection                      | IL_PBIP            | IR_PBIP        | IM_PBIP        | 0                  |
| Limiter Active                                     | IL_LIMA            | IR_LIMA        | IM_LIMA        | 0                  |
| Limiter Max Atten                                  | IL_LIMMA           | IR_LIMMA       | IM_LIMMA       | 0                  |
| PVDD UVLO  | Device in shutdown | IR_PUVLO       | IM_PUVLO       | 0                  |
| VBAT1S UVLO  | Device in shutdown | IR_VBAT1S_UVLO | IM_VBAT1S_UVLO | 0                  |
| OTP CRC Error                                      | Device in shutdown | IR_OTPCRC      |                |                    |
| Load Diagnostic Complete                           |                    | IR_LDC         | IM_LDC         | 1                  |
| Load Diagnostic Open Load                          |                    | IR_LDOL        | IM_LDOL        | 1                  |
| Load Diagnostic Short Load                         |                    | IR_LDSL        | IM_LDSL        | 1                  |
| Internal PLL Clock Error                           | Device in shutdown | IR_PLL_CLK     | IM_PLL_CLK     | 1                  |
| Noise Gate Active                                  | IL_NGA             |                |                |                    |



**Table 8-5. Fault Interrupt Mask (continued)** 

| Interrupt                         | Live Register      | Latch Register | Mask Register | Default (1 = Mask) |
|-----------------------------------|--------------------|----------------|---------------|--------------------|
| PVDD-VBAT1S Below Threshold       | IL_PVBT            | IR_PVBT        | IM_PVBT       | 0                  |
| Internal VBAT1S LDO Over Voltage  | Device in shutdown | IR_LDO_OV      | IM_LDO_OV     | 1                  |
| Internal VBAT1S LDO Under Voltage | Device in shutdown | IR_LDO_UV      | IM_LDO_UV     | 0                  |
| Internal VBAT1S LDO Over Load     | Device in shutdown | IR_LDO_OL      | IM_LDO_OL     | 1                  |

#### 8.6.1 Faults and Status over TDM

Faults and device operation information can be sent over the TDM bus when *STATUS\_TX* register bit is set high. The slot position in TDM bus can be configured using *STATUS\_SLOT[5:0]* register bits.

**Table 8-6. TDM Information Bits** 

| TDM_STATUS[7:0] Bit | Bit Information        | 0 Value                         | 1 Value                                  |
|---------------------|------------------------|---------------------------------|--|
| 0                   | Power up state         | Powered down <sup>(1)</sup>     | Powered up                               |
| 1                   | Y-Bridge               | PVDD active                     | VBAT1S active                            |
| 2                   | Noise-Gate Status      | Normal operation                | Noise gate active                        |
| 3                   | Limiter Active         | No Limiter or ICLA attn applied | Limiter or ICLA attn applied             |
| 4                   | BOP Active             | No BOP attn applied             | BOP attn applied                         |
| 5                   | Over Temperature Error | No Over-temperature             | Over-temperature detected <sup>(1)</sup> |
| 6                   | Over Current Error     | No Over-current                 | Over-current detected <sup>(1)</sup>     |
| 7                   | PVDD Status            | No PVDD UVLO                    | PVDD UVLO detected <sup>(1)</sup>        |

<sup>(1)</sup> Can be read only during the transient shutdown phase. After shutdown the TDM slots are not available.

### 8.7 Power Sequencing Requirements

There are no power sequencing requirements for order of the supplies other than PVDD and VBAT1S. During power up and power down PVDD voltage must be greater than (VBAT1S-0.7V).

#### 8.8 Digital Input Pull Downs

Each digital input and IO has an optional weak pull down to prevent the pin from floating. Register bits *DIN PD[4:0]* are used to enable/disable pull downs. The pull downs are not enabled during HW shutdown.

#### 8.9 Register Map

### 8.9.1 Register Summary Table Page=0x00

| Addr | Register     | Description                    | Section        |
|------|--------------|--------------------------------|----------------|
| 0x00 | PAGE         | Device Page                    | Section 8.9.5  |
| 0x01 | SW_RESET     | Software Reset                 | Section 8.9.6  |
| 0x02 | MODE_CTRL    | Device operational mode        | Section 8.9.7  |
| 0x03 | CHNL_0       | Y Bridge and Channel settings  | Section 8.9.8  |
| 0x04 | DC_BLK0      | SAR Filter and DC Path Blocker | Section 8.9.9  |
| 0x05 | DC_BLK1      | ERC and Record DC Blocke       | Section 8.9.10 |
| 0x06 | MISC_CFG1    | Misc Configuration 1           | Section 8.9.11 |
| 0x07 | MISC_CFG2    | Misc Configuration 2           | Section 8.9.12 |
| 0x08 | TDM_CFG0     | TDM Configuration 0            | Section 8.9.13 |
| 0x09 | TDM_CFG1     | TDM Configuration 1            | Section 8.9.14 |
| 0x0A | TDM_CFG2     | TDM Configuration 2            | Section 8.9.15 |
| 0x0B | LIM_MAX_ATTN | Limiter                        | Section 8.9.16 |
| 0x0C | TDM_CFG3     | TDM Configuration 3            | Section 8.9.17 |
| 0x0D | TDM_CFG4     | TDM Configuration 4            | Section 8.9.18 |
| 0x0E | TDM_CFG5     | TDM Configuration 5            | Section 8.9.19 |
| 0x0F | TDM_CFG6     | TDM Configuration 6            | Section 8.9.20 |



| w.u.com |             |                                | SLOS998 – DECEMBER |
|---------|-------------|--------------------------------|--------------------|
| 0x10    | TDM_CFG7    | TDM Configuration 7            | Section 8.9.21     |
| 0x11    | TDM_CFG8    | TDM Configuration 8            | Section 8.9.22     |
| 0x12    | TDM CFG9    | TDM Configuration 9            | Section 8.9.23     |
| 0x13    | TDM_CFG10   | TDM Configuration 10           | Section 8.9.24     |
| 0x14    | TDM CFG11   | TDM Configuration 11           | Section 8.9.25     |
| 0x15    | ICC_CNFG2   | ICC Mode                       | Section 8.9.26     |
| 0x16    | TDM CFG12   | TDM Configuration 12           |                    |
|         |             |                                | Section 8.9.27     |
| 0x17    | ICLA_CFG0   | Inter Chip Limiter Alignment 0 | Section 8.9.28     |
| 0x18    | ICLA_CFG1   | Inter Chip Gain Alignment 1    | Section 8.9.29     |
| 0x19    | DG_0        | Diagnostic Signal              | Section 8.9.30     |
| 0x1A    | DVC         | Digital Volume Control         | Section 8.9.31     |
| 0x1B    | LIM_CFG0    | Limiter Configuration 0        | Section 8.9.32     |
| 0x1C    | LIM_CFG1    | Limiter Configuration 1        | Section 8.9.33     |
| 0x1D    | BOP_CFG0    | Brown Out Prevention 0         | Section 8.9.34     |
| 0x1E    | BOP_CFG1    | Brown Out Prevention 1         | Section 8.9.35     |
| 0x1F    | BOP_CFG2    | Brown Out Prevention 2         | Section 8.9.36     |
| 0x20    | BOP_CFG3    | Brown Out Prevention 3         | Section 8.9.37     |
| 0x21    | BOP_CFG4    | Brown Out Prevention 4         | Section 8.9.38     |
| 0x22    | BOP_CFG5    | BOP Configuration 5            | Section 8.9.39     |
| 0x23    | BOP_CFG6    | Brown Out Prevention 6         | Section 8.9.40     |
| 0x24    | BOP_CFG7    | Brown Out Prevention 7         | Section 8.9.41     |
| 0x25    | BOP_CFG8    | Brown Out Prevention 8         | Section 8.9.42     |
| 0x26    | BOP_CFG9    | Brown Out Prevention 9         | Section 8.9.43     |
| 0x27    | BOP_CFG10   | BOP Configuration 10           | Section 8.9.44     |
| 0x28    | BOP_CFG11   | Brown Out Prevention 11        | Section 8.9.45     |
| 0x29    | BOP_CFG12   | Brown Out Prevention 12        | Section 8.9.46     |
| 0x2A    | BOP_CFG13   | Brown Out Prevention 13        | Section 8.9.47     |
| 0x2B    | BOP_CFG14   | Brown Out Prevention 14        | Section 8.9.48     |
| 0x2C    | BOP_CFG15   | BOP Configuration 15           | Section 8.9.49     |
| 0x2D    | BOP_CFG17   | Brown Out Prevention 17        | Section 8.9.50     |
| 0x2E    | BOP_CFG18   | Brown Out Prevention 18        | Section 8.9.51     |
| 0x2F    | BOP CFG19   | Brown Out Prevention 19        | Section 8.9.52     |
|         | _           |                                |                    |
| 0x30    | BOP_CFG20   | Brown Out Prevention 20        | Section 8.9.53     |
| 0x31    | BOP_CFG21   | BOP Configuration 21           | Section 8.9.54     |
| 0x32    | BOP_CFG22   | Brown Out Prevention 22        | Section 8.9.55     |
| 0x33    | BOP_CFG23   | Lowest PVDD Measured           | Section 8.9.56     |
| 0x34    | BOP_CFG24   | Lowest BOP Attack Rate         | Section 8.9.56     |
| 0x35    | NG_CFG0     | Noise Gate 0                   | Section 8.9.58     |
| 0x36    | NG_CFG1     | Noise Gate 1                   | Section 8.9.59     |
| 0x37    | LVS_CFG0    | Low Voltage Signaling          | Section 8.9.60     |
| 0x38    | DIN_PD      | Digital Input Pin Pull Down    | Section 8.9.61     |
| 0x39    | IO_DRV0     | Output Driver Strength         | Section 8.9.62     |
| 0x3A    | IO_DRV1     | Output Driver Strength         | Section 8.9.63     |
| 0x3B    | INT_MASK0   | Interrupt Mask 0               | Section 8.9.64     |
| 0x3C    | INT_MASK1   | Interrupt Mask 1               | Section 8.9.65     |
| 0x3D    | INT_MASK4   | Interrupt Mask 4               | Section 8.9.66     |
| 0x40    | INT_MASK2   | Interrupt Mask 2               | Section 8.9.67     |
| 0x41    | INT_MASK3   | Interrupt Mask 3               | Section 8.9.68     |
| 0x42    | INT_LIVE0   | Live Interrupt Read-back 0     | Section 8.9.69     |
| 0x43    | INT_LIVE1   | Live Interrupt Read-back 1     | Section 8.9.70     |
| 0x44    | INT_LIVE1_0 | Live Interrupt Read-back 1_0   | Section 8.9.71     |
| 0x47    | INT_LIVE2   | Live Interrupt Read-back 2     | Section 8.9.72     |



| 0x48 | INT_LIVE3   | Live Interrupt Read-back 3          | Section 8.9.73  |
|------|-------------|-------------------------------------|-----------------|
| 0x49 | INT_LTCH0   | Latched Interrupt Read-back 0       | Section 8.9.74  |
| 0x4A | INT_LTCH1   | Latched Interrupt Read-back 1       | Section 8.9.75  |
| 0x4B | INT_LTCH1_0 | Latched Interrupt Read-back 1_0     | Section 8.9.76  |
| 0x4F | INT_LTCH2   | Latched Interrupt Read-back 2       | Section 8.9.77  |
| 0x50 | INT_LTCH3   | Latched Interrupt Read-back 3       | Section 8.9.78  |
| 0x51 | INT_LTCH4   | Latched Interrupt Read-back 4       | Section 8.9.79  |
| 0x52 | VBAT_MSB    | SAR VBAT1S 0                        | Section 8.9.80  |
| 0x53 | VBAT_LSB    | SAR VBAT1S 1                        | Section 8.9.81  |
| 0x54 | PVDD_MSB    | SAR PVDD 0                          | Section 8.9.82  |
| 0x55 | PVDD_LSB    | SAR PVDD 1                          | Section 8.9.83  |
| 0x56 | TEMP        | SAR ADC Conversion 2                | Section 8.9.84  |
| 0x5C | INT_CLK_CFG | Clock Setting and IRQZ              | Section 8.9.85  |
| 0x5D | MISC_CFG3   | Misc Configuration 3                | Section 8.9.86  |
| 0x60 | CLOCK_CFG   | Clock Configuration                 | Section 8.9.87  |
| 0x63 | IDLE_IND    | Idle channel current optimization   | Section 8.9.88  |
| 0x65 | MISC_CFG4   | Misc Configuration 4                | Section 8.9.89  |
| 0x67 | TG_CFG0     | Tone Generator                      | Section 8.9.90  |
| 0x68 | CLK_CFG     | Detect Clock Ration and Sample Rate | Section 8.9.91  |
| 0x6A | LV_EN_CFG   | Class-D and LVS Delays              | Section 8.9.92  |
| 0x6B | NG_CFG2     | Noise Gate 2                        | Section 8.9.93  |
| 0x6C | NG_CFG3     | Noise Gate 3                        | Section 8.9.94  |
| 0x6D | NG_CFG4     | Noise Gate 4                        | Section 8.9.95  |
| 0x6E | NG_CFG5     | Noise Gate 5                        | Section 8.9.96  |
| 0x6F | NG_CFG6     | Noise Gate 6                        | Section 8.9.97  |
| 0x70 | NG_CFG7     | Noise Gate 7                        | Section 8.9.98  |
| 0x71 | PVDD_UVLO   | UVLO Threshold                      | Section 8.9.99  |
| 0x76 | DAC_MOD_RST | DAC Modulator Reset                 | Section 8.9.100 |
| 0x7D | REV_ID      | Revision and PG ID                  | Section 8.9.101 |
| 0x7E | I2C_CKSUM   | I2C Checksum                        | Section 8.9.102 |
| 0x7F | воок        | Device Book                         | Section 8.9.103 |
|      |             |                                     |                 |

# 8.9.2 Register Summary Table Page=0x01

| 0x19 | LSR         | Modulation    | Section 8.9.104 |
|------|-------------|---------------|-----------------|
| 0x3D | SDOUT_HIZ_1 | Slots Control | Section 8.9.105 |
| 0x3E | SDOUT_HIZ_2 | Slots Control | Section 8.9.106 |
| 0x3F | SDOUT_HIZ_3 | Slots Control | Section 8.9.107 |
| 0x40 | SDOUT_HIZ_4 | Slots Control | Section 8.9.108 |
| 0x41 | SDOUT_HIZ_5 | Slots Control | Section 8.9.109 |
| 0x42 | SDOUT_HIZ_6 | Slots Control | Section 8.9.110 |
| 0x43 | SDOUT_HIZ_7 | Slots Control | Section 8.9.111 |
| 0x44 | SDOUT_HIZ_8 | Slots Control | Section 8.9.112 |
| 0x45 | SDOUT_HIZ_9 | Slots Control | Section 8.9.113 |
|      |             |               |                 |

## 8.9.3 Register Summary Table Page=0x04

| Addr | Register    | Description               | Section         |
|------|-------------|---------------------------|-----------------|
| 0x08 | DG_DC_VAL1  | Diagnostic DC Level       | Section 8.9.114 |
| 0x09 | DG_DC_VAL2  | Diagnostic DC Level       | Section 8.9.115 |
| 0x0A | DG_DC_VAL3  | Diagnostic DC Level       | Section 8.9.116 |
| 0x0B | DG_DC_VAL4  | Diagnostic DC Level       | Section 8.9.117 |
| 0x0C | LIM_TH_MAX1 | Limiter Maximum Threshold | Section 8.9.118 |



|      |              |   | SEOS990 - BEGEMBER 20 |
|------|--------------|---|-----------------------|
| 0x0D | LIM_TH_MAX2  | Limiter Maximum Threshold                   | Section 8.9.119       |
| 0x0E | LIM TH MAX3  | Limiter Maximum Threshold                   | Section 8.9.120       |
| 0x0F | LIM_TH_MAX4  | Limiter Maximum Threshold                   | Section 8.9.121       |
| 0x10 | LIM_TH_MIN1  | Limiter Minimum Threshold                   | Section 8.9.122       |
| 0x11 | LIM_TH_MIN2  | Limiter Minimum Threshold                   | Section 8.9.123       |
| 0x12 | LIM_TH_MIN3  | Limiter Minimum Threshold                   | Section 8.9.124       |
| 0x13 | LIM_TH_MIN4  | Limiter Minimum Threshold                   | Section 8.9.125       |
| 0x14 | LIM INF PT1  | Limiter Inflection Point                    | Section 8.9.126       |
| 0x15 | LIM INF PT2  | Limiter Inflection Point                    | Section 8.9.127       |
| 0x16 | LIM INF PT3  | Limiter Inflection Point                    | Section 8.9.128       |
| 0x17 | LIM_INF_PT4  | Limiter Inflection Point                    | Section 8.9.129       |
| 0x18 | LIM_SLOPE1   | Limiter Slope                               | Section 8.9.130       |
| 0x10 | LIM_SLOPE2   | Limiter Slope                               | Section 8.9.131       |
| 0x19 | _            | Limiter Slope                               | Section 8.9.132       |
|      | LIM_SLOPE4   | ·   |                       |
| 0x1B | LIM_SLOPE4   | Limiter Slope                               | Section 8.9.133       |
| 0x1C | TF_HLD1      | TFB Maximum Hold                            | Section 8.9.134       |
| 0x1D | TF_HLD2      | TFB Maximum Hold                            | Section 8.9.135       |
| 0x1E | TF_HLD3      | TFB Maximum Hold                            | Section 8.9.136       |
| 0x1F | TF_HLD4      | TFB Maximum Hold                            | Section 8.9.137       |
| 0x20 | TF_RLS1      | TFB Release Rate                            | Section 8.9.138       |
| 0x21 | TF_RLS2      | TFB Release Rate                            | Section 8.9.139       |
| 0x22 | TF_RLS3      | TFB Release Rate                            | Section 8.9.140       |
| 0x23 | TF_RLS4      | TFB Release Rate                            | Section 8.9.141       |
| 0x24 | TF_SLOPE1    | TFB Limiter Slope                           | Section 8.9.142       |
| 0x25 | TF_SLOPE2    | TFB Limiter Slope                           | Section 8.9.143       |
| 0x26 | TF_SLOPE3    | TFB Limiter Slope                           | Section 8.9.144       |
| 0x27 | TF_SLOPE4    | TFB Limiter Slope                           | Section 8.9.145       |
| 0x28 | TF_TEMP_TH1  | TFB Threshold                               | Section 8.9.146       |
| 0x29 | TF_TEMP_TH2  | TFB Threshold                               | Section 8.9.147       |
| 0x2A | TF_TEMP_TH3  | TFB Threshold                               | Section 8.9.148       |
| 0x2B | TF_TEMP_TH4  | TFB Threshold                               | Section 8.9.149       |
| 0x2C | TF_MAX_ATTN1 | TFB Gain Reduction                          | Section 8.9.150       |
| 0x2D | TF_MAX_ATTN2 | TFB Gain Reduction                          | Section 8.9.151       |
| 0x2E | TF_MAX_ATTN3 | TFB Gain Reduction                          | Section 8.9.152       |
| 0x2F | TF_MAX_ATTN4 | TFB Gain Reduction                          | Section 8.9.153       |
| 0x40 | LD_CFG0      | Load Diagnostics Resistance Upper Threshold | Section 8.9.154       |
| 0x41 | LD_CFG1      | Load Diagnostics Resistance Upper Threshold | Section 8.9.155       |
| 0x42 | LD_CFG2      | Load Diagnostics Resistance Upper Threshold | Section 8.9.156       |
| 0x43 | LD_CFG3      | Load Diagnostics Resistance Upper Threshold | Section 8.9.157       |
| 0x44 | LD_CFG4      | Load Diagnostics Resistance Lower Threshold | Section 8.9.158       |
| 0x45 | LD_CFG5      | Load Diagnostics Resistance Lower Threshold | Section 8.9.159       |
| 0x46 | LD_CFG6      | Load Diagnostics Resistance Lower Threshold | Section 8.9.160       |
| 0x47 | LD_CFG7      | Load Diagnostics Resistance Lower Threshold | Section 8.9.161       |
| 0x48 | CLD_EFF_1    | Class D Efficiency                          | Section 8.9.162       |
| 0x49 | CLD_EFF_2    | Class D Efficiency                          | Section 8.9.163       |
| 0x4A | CLD_EFF_3    | Class D Efficiency                          | Section 8.9.164       |
| 0x4B | CLD_EFF_4    | Class D Efficiency                          | Section 8.9.165       |
| 0x4C | LDG_RES1     | Load Diagnostics Resistance Value           | Section 8.9.166       |
| 0x4D | LDG_RES2     | Load Diagnostics Resistance Value           | Section 8.9.167       |
| 0x4E | LDG_RES3     | Load Diagnostics Resistance Value           | Section 8.9.168       |
| 0x4F | LDG_RES4     | Load Diagnostics Resistance Value           | Section 8.9.169       |



#### 8.9.4

Note: all register bits described in italic font can be programmed in Active mode.

### 8.9.5 PAGE (page=0x00 address=0x00) [reset=00h]

The device's memory map is divided into pages and books. This register sets the page.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-7. Device Page Field Descriptions**

| Bit | Field     | Туре | Reset | Description                                       |
|-----|-----------|------|-------|---|
| 7-0 | PAGE[7:0] | RW   |       | Sets the device page.  00h = Page 0  01h = Page 1 |
|     |           |      |       | <br>FFh = Page 255                                |

### 8.9.6 SW\_RESET (page=0x00 address=0x01) [reset=00h]

Asserting Software Reset will place all register values in their default state.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 8-8. Software Reset Field Descriptions**

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-1 | Reserved | R    | 0h    | Reserved   |
| 0   | SW_RESET | RW   |       | Software reset. Bit is self clearing.  0b = De-asserted  1b = Asserted |

# 8.9.7 MODE\_CTRL (page=0x00 address=0x02) [reset=1Ah]

Device operational modes.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-9. Device operational mode. Field Descriptions

| Bit | Field     | Туре | Reset | Description  |
|-----|-----------|------|-------|--|
| 7   | BOP_SRC   | RW   | 0h    | BOP input source and PVDD UVLO 0b = VBAT1S input and PVDD UVLO disabled. * With this bit low at reset all BOP thresholds are by default at 2.7V 1b = PVDD input and PVDD UVLO enabled.   |
| 6-5 | Reserved  | RW   | 0h    | Reserved   |
| 4   | ISNS_PD   | RW   | 1h    | Current sense is 0b = Active 1b = Powered down   |
| 3   | VSNS_PD   | RW   | 1h    | Voltage sense is 0b = Active 1b = Powered down   |
| 2-0 | MODE[2:0] | RW   | 2h    | Device operational mode.  000b = Active without Mute  001b = Active with Mute  010b = Software Shutdown  011b = Load Diagnostics followed by normal device power up  100b = Standalone Load Diagnostic, after completion these bits are self reset to 010b  101b = Diagnostic Generator Mode  110b-111b = Reserved |



# 8.9.8 CHNL\_0 (page=0x00 address=0x03) [reset=28h]

Y Bridge and channel settings

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-10. Y Bridge and Channel settings Field Descriptions

| Bit | Field          | Туре | Reset | Description   |  |          |
|-----|----------------|------|-------|---|--|----------|
| 7-6 | CDS_MODE[1:0]  | RW   | 0h    | Class-D switching mode<br>00b =Y-Bridge, high pow<br>01b = VBAT1S Only Sup<br>10b =PVDD Only Supply<br>11b=Y-Bridge, low powe | ver on VBAT1S<br>oply of Class D<br>v of Class D |          |
| 5-1 | AMP_LEVEL[4:0] | RW   | 14h   | Setting   | @48ksps  | @96 ksps |
|     |                |      |       | 00h   | 11 dBV   | 9 dBV    |
|     |                |      |       | 01h   | 11.5 dBV   | 9.5 dBV  |
|     |                |      |       | 02h   | 12.0 dBV   | 10 dBV   |
|     |                |      |       | 03h   | 12.5 dBV   | 10.5 dBV |
|     |                |      |       | 04h   | 13.0 dBV   | 11 dBV   |
|     |                |      |       | 05h   | 13.5 dBV   | 11.5 dBV |
|     |                |      |       | 06h   | 14.0 dBV   | 12 dBV   |
|     |                |      |       | 07h   | 14.5 dBV   | 12.5dBV  |
|     |                |      |       | 08h   | 15.0 dBV   | 13 dBV   |
|     |                |      |       | 09h   | 15.5 dBV   | 13.5dBV  |
|     |                |      |       | 0Ah   | 16.0 dBV   | 14dBV    |
|     |                |      |       | 0Bh   | 16.5 dBV   | 14.5dBV  |
|     |                |      |       | 0Ch   | 17.0 dBV   | 15 dBV   |
|     |                |      |       | 0Dh   | 17.5 dBV   | 15.5 dBV |
|     |                |      |       | 0Eh   | 18.0 dBV   | 16 dBV   |
|     |                |      |       | 0Fh   | 18.5 dBV   | 16.5 dBV |
|     |                |      |       | 10h   | 19 dBV   | 17 dBV   |
|     |                |      |       | 11h   | 19.5 dBV   | 17.5 dBV |
|     |                |      |       | 12h   | 20 dBV   | 18 dBV   |
|     |                |      |       | 13h   | 20.5 dBV   | 18.5 dBV |
|     |                |      |       | 14h   | 21 dBV   | 19dBV    |
|     |                |      |       | Others : Reserved   |  |          |
| 0   | Reserved       | RW   | 0h    | Reserved  |  |          |

# 8.9.9 DC\_BLK0 (page=0x00 address=0x04) [reset=21h]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-11. Field Descriptions**

| Bit | Field   | Туре | Reset | Description  |  |  |  |
|-----|---|------|-------|--|--|--|--|
| 7   | VBAT1S_MODE   | RW   | 0h    | VBAT1S supply 0b = Supplied externally 1b = Internal generated from PVDD |  |  |  |
| 6   | IRQZ_PU   | RW   | 0h    | IRQZ internal pull up enable. 0b = Disabled 1b = Enabled                 |  |  |  |
| 5   | AMP_SS *When Spread Spectrum and Sync Mode are both enabled, Sync Mode takes priority | RW   | 1h    | Low EMI spread spectrum is 0b = Disabled 1b = Enabled                    |  |  |  |



### **Table 8-11. Field Descriptions (continued)**

| Bit | Field            | Туре | Reset | Description  |
|-----|------------------|------|-------|--|
| 4-3 | SAR_FLT[1:0]     | RW   | Oh    | VBAT1S and PVDD ADC filter frequency<br>00b = Disabled<br>01b = 300 KHz<br>10b = 150 KHz<br>11b = 50 KHz   |
| 2-0 | HPF_FREQ_PB[2:0] | RW   | 1h    | Forward Path DC blocker -3dB corner frequency for 48/96 kHz sampling rates  0h = Disabled (filter bypassed)  1h = 2 Hz  2h = 50 Hz  3h = 100 Hz  4h = 200 Hz  5h = 400 Hz  6h = 800 Hz  7h = Reserved  * For 44.1/88.2 kHz sampling rates divide the values from above by 1.0884 |

# 8.9.10 DC\_BLK1 (page=0x00 address=0x05) [reset=41h]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-12. Field Descriptions

| Bit | Field             | Туре | Reset | Description   |
|-----|-------------------|------|-------|---|
| 7   | Reserved          | RW   | 0h    | Reserved  |
| 6   | ERC_EN            | RW   | 1h    | Closed-loop edge rate control is 0b = Disabled 1b = Enabled   |
| 5-4 | EDGE_RATE[1:0]    | RW   | 0h    | Class-D ERC control 0h = 1 V/ns 1h = 0.5 V/ns 2h = 0.35 V/ns 3h = 0.25 V/ns   |
| 3   | TFB_EN            | RW   | 0h    | Thermal Foldback is 0b = Disabled 1b = Enabled  |
| 2-0 | HPF_FREQ_REC[2:0] | RW   | 1h    | Record Path DC blocker -3dB corner frequency for 48/96 kHz sampling rates  0h = Disabled (filter bypassed)  1h = 2 Hz  2h = 50 Hz  3h = 100 Hz  4h = 200 Hz  5h = 400 Hz  6h = 800 Hz  7h = Reserved  * For 44.1/88.2 kHz sampling rates divide the values from above by 1.0884 |

# 8.9.11 MISC\_CFG1 (page=0x00 address=0x06) [reset=00h]

Sets PVDD\_UVLO, VBAT1S\_UVLO, OTE and OCE retries, PFFB and Safe Mode.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-13. Misc Configuration 1 Field Descriptions**

| Bit | Field    | Туре | Reset | Description |  |  |
|-----|----------|------|-------|-------------|--|--|
| 7-6 | Reserved | RW   | 0h    | Reserved    |  |  |



**Table 8-13. Misc Configuration 1 Field Descriptions (continued)** 

|     | table 6-10. Misc Configuration 11 feta Descriptions (continued) |      |       |  |  |  |  |  |
|-----|---|------|-------|--|--|--|--|--|
| Bit | Field   | Type | Reset | Description  |  |  |  |  |
| 5   | OCE_RETRY   | RW   | 0h    | Retry after over current event.  0b = Disabled  1b = Enabled, retry after timer.                       |  |  |  |  |
| 4   | OTE_RETRY   | RW   | 0h    | Retry after over temperature event.  0b = Disabled  1b = Enabled, retry after timer.                   |  |  |  |  |
| 3   | PFFB_EN   | RW   | 0h    | Post-Filter Feedback is 0b = Disabled (uses OUT) 1b = Enable (uses VSNS)                               |  |  |  |  |
| 2   | SMODE_EN  | RW   | Oh    | When safe mode is enabled adds 18dB attenuation on channel gain. Safe mode is 0b = Disable 1b = Enable |  |  |  |  |
| 1-0 | Reserved  | R    | 0h    | Reserved   |  |  |  |  |

# 8.9.12 MISC\_CFG2 (page=0x00 address=0x07) [reset=20h]

Sets shutdown, DVC ramp rate and I<sup>2</sup>C options.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-14. Misc Configuration 2 Field Descriptions

|     | Table 8-14. Misc Configuration 2 Field Descriptions |      |       |   |  |  |  |  |
|-----|---|------|-------|---|--|--|--|--|
| Bit | Field   | Туре | Reset | Description   |  |  |  |  |
| 7-6 | SDZ_MODE[1:0]                                       | RW   | 0h    | SDZ Mode configuration.  00b = Shutdown after timeout  01b = Immediate forced shutdown  10b = Reserved  11b = Reserved  |  |  |  |  |
| 5-4 | SDZ_TIMEOUT[1:0]                                    | RW   | 2h    | SDZ Timeout value<br>00b = 2 ms<br>01b = 4 ms<br>10b = 6 ms<br>11b = 23.8 ms  |  |  |  |  |
| 3-2 | DVC_RAMP_RATE[1:0]                                  | RW   | 0h    | Digital volume control ramp rate for low to high ramp  00b = 0.5 dB per 1 sample  01b = 0.5 dB per 4 samples  10b = 0.5 dB per 8 samples  11b = Volume ramping disabled |  |  |  |  |
| 1   | I2C_GBL_EN  | RW   | 0h    | I2c global address is 0b = disabled 1b = enabled  |  |  |  |  |
| 0   | I2C_AD_DET  | RW   | 0h    | Re-detect I2C slave address (self clearing bit).  0b = normal  1b = Re-detect address   |  |  |  |  |

### 8.9.13 TDM\_CFG0 (page=0x00 address=0x08) [reset=09h]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 8-15. TDM Configuration 0 Field Descriptions**

| Bit | Field  | Туре | Reset | Description   |
|-----|--|------|-------|---|
| 7   | AMP_INV  | RW   | Oh    | Invert audio amplifier ouput 0b = Normal 1b = Invert  |
| 6   | CLASSD_SYNC *When Spread Spectrum and Sync Mode are both enabled, Sync Mode takes priority | RW   | Oh    | Class-D synchronization mode. 0b = Not synchronized to audio clocks 1b = Synchronized to audio clocks |



#### **Table 8-15. TDM Configuration 0 Field Descriptions (continued)**

| D:4 |                |      |       | Table 6 16. 12 M Comigaration of the Best Interest (Continued)  |  |  |  |  |  |
|-----|----------------|------|-------|---|--|--|--|--|--|
| Bit | Field          | Type | Reset | Description   |  |  |  |  |  |
| 5   | RAMP_RATE      | RW   | Oh    | Sample rate based on 44.1kHz or 48kHz when CLASSD_SYNC=1. 0b = 48kHz 1b = 44.1kHz                                       |  |  |  |  |  |
| 4   | AUTO_RATE      | RW   | 0h    | Auto detection of TDM sample rate.  0b = Enabled  1b = Disabled   |  |  |  |  |  |
| 3-1 | SAMP_RATE[2:0] | RW   | 4h    | Sample rate of the TDM bus.<br>000b-011b = Reserved<br>100b = 44.1/48 kHz<br>101b = 88.2/96 kHz<br>110b-111b = Reserved |  |  |  |  |  |
| 0   | FRAME_START    | RW   | 1h    | TDM frame start polarity. 0b = Low to High on FSYNC 1b = High to Low on FSYNC   |  |  |  |  |  |

### 8.9.14 TDM\_CFG1 (page=0x00 address=0x09) [reset=02h]

Sets TDM RX justification, offset and capture edge.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-16. TDM Configuration 1 Field Descriptions**

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7   | Reserved       | R    | 0h    | Reserved  |
| 6   | RX_JUSTIFY     | RW   | Oh    | TDM RX sample justification within the time slot.  0b = Left 1b = Right               |
| 5-1 | RX_OFFSET[4:0] | RW   | 1h    | TDM RX start of frame to time slot 0 offset (SBCLK cycles).                           |
| 0   | RX_EDGE        | RW   | 0h    | TDM RX capture clock polarity.  0b = Rising edge of SBCLK  1b = Falling edge of SBCLK |

### 8.9.15 TDM\_CFG2 (page=0x00 address=0x0A) [reset=0Ah]

Sets TDM RX time slot select, word length and time slot length.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-17. TDM Configuration 2 Field Descriptions**

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7-6 | IVMON_LEN[1:0] | RW   | Oh    | Sets the current and voltage data to length of 00b = 16 bits 01b = 12 bits 10b = 8 bits 11b = Reserved  |
| 5-4 | RX_SCFG[1:0]   | RW   | 0h    | TDM RX time slot select config.  00b = Mono with time slot equal to I2C address offset  01b = Mono left channel  10b = Mono right channel  11b = Stereo downmix (L+R)/2 |
| 3-2 | RX_WLEN[1:0]   | RW   | 2h    | TDM RX word length.  00b = 16-bits  01b = 20-bits  10b = 24-bits  11b = 32-bits   |



Table 8-17. TDM Configuration 2 Field Descriptions (continued)

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 1-0 | RX_SLEN[1:0] | RW   |       | TDM RX time slot length.  00b = 16-bits  01b = 24-bits  10b = 32-bits  11b = Reserved |

# 8.9.16 LIM\_MAX\_ATTN (page=0x00 address=0x0B) [reset=80h]

Limiter maximum attenuation

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 8-18. Limiter Field Descriptions**

| Bit | Field             | Туре | Reset | Description   |
|-----|-------------------|------|-------|---|
| 7-4 | LIM_MAX_ATTN[3:0] | RW   | 8h    | Limiter Maximum Attenuation  0h = 1 dB  1h = 2 dB  2h = 3 dB   0Eh = 15dB  0Fh = Reserved |
| 3-0 | Reserved          | R    | 0h    | Reserved  |

### 8.9.17 TDM\_CFG3 (page=0x00 address=0x0C) [reset=10h]

Sets TDM RX left and right time slots.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-19. TDM Configuration 3 Field Descriptions**

|   | Bit | Field          | Туре | Reset | Description                     |
|---|-----|----------------|------|-------|---------------------------------|
|   | 7-4 | RX_SLOT_R[3:0] | RW   | 1h    | TDM RX Right Channel Time Slot. |
| Ī | 3-0 | RX_SLOT_L[3:0] | RW   | 0h    | TDM RX Left Channel Time Slot.  |

#### 8.9.18 TDM\_CFG4 (page=0x00 address=0x0D) [reset=13h]

Sets TDM TX bus keeper, fill, offset and transmit edge.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 8-20. TDM Configuration 4 Field Descriptions**

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7   | TX_KEEPCY      | RW   | 0h    | TDM and ICC TX SDOUT LSB data will be driven for full/half cycles when TX_KEEPEN is enabled 0b = full-cycle 1b = half-cycle |
| 6   | TX_KEEPLN      | RW   | 0h    | TDM and ICC TX SDOUT will hold the bus for the following when TX_KEEPEN is enabled 0b = 1 LSB cycle 1b = always             |
| 5   | TX_KEEPEN      | RW   | 0h    | TDM and ICC TX SDOUT bus keeper enable.  0b = Disable bus keeper  1b = Enable bus keeper                                    |
| 4   | TX_FILL        | RW   | 1h    | TDM and ICC TX SDOUT unused bit field fill.  0b = Transmit 0  1b = Transmit Hi-Z  |
| 3-1 | TX_OFFSET[2:0] | RW   | 1h    | TDM TX start of frame to time slot 0 offset.  |

Product Folder Links: TAS2764



Table 8-20. TDM Configuration 4 Field Descriptions (continued)

| Bit | Field   | Туре | Reset | Description  |
|-----|---------|------|-------|--|
| 0   | TX_EDGE | RW   |       | TDM TX launch clock polarity.  0b = Rising edge of SBCLK  1b = Falling edge of SBCLK |

### 8.9.19 TDM\_CFG5 (page=0x00 address=0x0E) [reset=42h]

Sets TDM TX V-Sense time slot and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 8-21. TDM Configuration 5 Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | Reserved       | R    | 0h    | Reserved   |
| 6   | VSNS_TX        | RW   | 1h    | TDM TX voltage sense transmit 0b = Disabled 1b = Enabled |
| 5-0 | VSNS_SLOT[5:0] | RW   | 2h    | TDM TX voltage sense time slot.                          |

#### 8.9.20 TDM\_CFG6 (page=0x00 address=0x0F) [reset=40h]

Sets TDM TX I-Sense time slot and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-22. TDM Configuration 6 Field Descriptions**

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | Reserved       | R    | 0h    | Reserved   |
| 6   | ISNS_TX        | RW   | 1h    | TDM TX current sense transmit 0b = Disabled 1b = Enabled |
| 5-0 | ISNS_SLOT[5:0] | RW   | 0h    | TDM TX current sense time slot.                          |

#### 8.9.21 TDM\_CFG7 (page=0x00 address=0x10) [reset=04h]

Sets TDM TX VBAT1S time slot and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-23. TDM Configuration 7 Field Descriptions**

| Bit | Field            | Туре | Reset | Description  |
|-----|------------------|------|-------|--|
| 7   | VBAT1S_SLEN      | RW   | 0h    | TDM TX VBAT1S time slot length.  0b = Truncate to 8-bits  1b = Left justify to 16-bits |
| 6   | VBAT1S_TX        | RW   | 0h    | TDM TX VBAT1S transmit enable. 0b = Disabled 1b = Enabled                              |
| 5-0 | VBAT1S_SLOT[5:0] | RW   | 4h    | TDM TX VBAT1S time slot.   |

#### 8.9.22 TDM\_CFG8 (page=0x00 address=0x11) [reset=05h]

Sets TDM TX TEMP time slot and enable.

Submit Document Feedback

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-24. TDM Configuration 8 Field Descriptions**

| Bit | Field    | Туре | Reset | Description |
|-----|----------|------|-------|-------------|
| 7   | Reserved | R    | 0h    | Reserved    |



**Table 8-24. TDM Configuration 8 Field Descriptions (continued)** 

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 6   | TEMP_TX        | RW   | 0h    | TDM TX temp sensor transmit enable.  0b = Disabled  1b = Enabled |
| 5-0 | TEMP_SLOT[5:0] | RW   | 5h    | TDM TX temp sensor time slot.                                    |

### 8.9.23 TDM\_CFG9 (page=0x00 address=0x12) [reset=06h]

Sets TDM TX PVDD time slot and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-25. TDM Configuration 9 Field Descriptions**

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | PVDD_SLEN      | RW   | 0h    | TDM TX PVDD time slot length.  0b = Truncate to 8-bits  1b = Left justify to 16-bits |
| 6   | PVDD_TX        | RW   | 0h    | TDM TX PVDD transmit enable.  0b = Disabled  1b = Enabled                            |
| 5-0 | PVDD_SLOT[5:0] | RW   | 6h    | TDM TX PVDD time slot.   |

### 8.9.24 TDM\_CFG10 (page=0x00 address=0x13) [reset=08h]

Sets TDM TX status time slot and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-26. TDM Configuration 10 Field Descriptions**

| Bit | Field     | Туре | Reset | Description   |
|-----|-----------|------|-------|---|
| 7   | Reserved  | R    | 0h    | Reserved  |
| 6   | STATUS_TX | RW   | 0h    | TDM TX status transmit enable.  0b = Disabled  1b = Enabled |

Product Folder Links: TAS2764



**Table 8-26. TDM Configuration 10 Field Descriptions (continued)** 

| Bit | Field            | Туре | Reset  | Description  |  |  |  |  |  |  |  |  |   |
|-----|------------------|------|--|--|--|--|--|--|--|--|--|--|---|
| 5-0 | STATUS_SLOT[5:0] | RW   | 8h   | TDM TX status time slot.   |  |  |  |  |  |  |  |  |   |
|     |                  |      |  | shutdow<br>0b = PVI<br>1b = PVI<br>Bit6 -Ov<br>shutdow<br>0b = No  |  |  |  |  |  |  |  |  | Bit7- PVDD status(Cannot be read post analog blocks shutdown) 0b = PVDD UVLO not detected 1b = PVDD UVLO detected |
|     |                  |      |  |  | Bit6 -Over Current status(Cannot be read post analog blocks shutdown)  0b = No OC detected  1b = OC detected |  |  |  |  |  |  |  |   |
|     |                  |      |  | Bit5- Over Temp status(Cannot be read post analog blocks shutdown)  0b = No OT detected  1b = OT detected                    |  |  |  |  |  |  |  |  |   |
|     |                  |      |  |  | Bit4- BOP status 0b = BOP not detected 1b = BOP detected   |  |  |  |  |  |  |  |   |
|     |                  |      |  |  |  |  | Bit3- Signal distortion limiter status  0b = No distortion limiter or ICLA gain applied  1b = Gain attenuation done due to distortion limiter/ICLA |  |  |  |  |  |   |
|     |                  |      |  | Bit2- Noise Gate status 0b = Device in normal mode 1b = Device in Noise Gate mode  |  |  |  |  |  |  |  |  |   |
|     |                  |      |  | Bit1- Class D Power Stage status  0b = Class D Power switch connected to VBAT1S  1b = Class D Power switch connected to PVDD |  |  |  |  |  |  |  |  |   |
|     |                  |      | Bit0- Power Up state (Cannot be read post analog blocks shutdown)  0b = Device is powered down  1b = Device is in active state |  |  |  |  |  |  |  |  |  |   |

# 8.9.25 TDM\_CFG11 (page=0x00 address=0x14) [reset=0Ah]

Sets ICLA gain reduction time slot and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-27. TDM Configuration 11 Field Descriptions**

| Bit | Field                | Туре | Reset   | Description  |
|-----|----------------------|------|---|--|
| 7   | Reserved             | R    | 0h  | Reserved   |
| 6   | GAIN_TX              | RW   | 0h  | TDM /ICC TX limiter gain reduction transmit enable.  0b = Disabled  1b = Enabled |
| 5-0 | GAIN_SLOT[5:0] RW Ah | Ah   | TDM /ICC TX limiter gain reduction time slot. |  |
|     |                      |      |   | 00h = 0  |
|     |                      |      |   | 01h = 1  |
|     |                      |      |   |  |
|     |                      |      |   | 3Eh = 62   |
|     |                      |      |   | 3Fh = 63   |

# 8.9.26 ICC\_CNFG2 (page=0x00 address=0x15) [reset=00h]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 8-28. ICC Mode Field Descriptions**

| Bit | Field    | Туре | Reset | Description |
|-----|----------|------|-------|-------------|
| 7-5 | Reserved | R    | 0h    | Reserved    |



### **Table 8-28. ICC Mode Field Descriptions (continued)**

| Bit | Field         | Туре | Reset | Description   |
|-----|---------------|------|-------|---|
| 4-2 | ICC_MODE[2:0] | RW   | Oh    | Selects ICC pin function  0h = Gain alignment on ICC pin  1h = Reserved  2h = ICC pin buffers disabled  3h = ICC pin is a general purpose input  4h = ICC pin is a general purpose output  5h-7h = Reserved |
| 1-0 | Reserved      | R    | 0h    | Reserved  |

### 8.9.27 TDM\_CFG12 (page=0x00 address=0x16) [reset=12h]

Sets final processed audio TDM slot, length, and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-29. TDM Configuration 12 Field Descriptions**

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7   | AUDIO_SLEN      | RW   | 0h    | TDM audio slot length 0b = 16-bits 1b = 24-bits         |
| 6   | AUDIO_TX        | RW   | 0h    | TDM audio output transmit is 0b = Disabled 1b = Enabled |
| 5-0 | AUDIO_SLOT[5:0] | RW   | 12h   | TDM TX status time slot.                                |

### 8.9.28 ICLA\_CFG0 (page=0x00 address=0x17) [reset=0Ch]

ICLA starting time slot and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-30. Inter Chip Limiter Alignment 0 Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | ICBA_EN        | RW   | 0h    | Inter chip brownout gain alignment is 0b = Disabled 1b = Enabled |
| 6-1 | ICGA_SLOT[5:0] | RW   | 6h    | Inter chip gain alignment starting time slot.                    |
| 0   | ICLA_EN        | RW   | 0h    | Inter chip limiter alignment gain is 0b = Disabled 1b = Enabled  |

### 8.9.29 ICLA\_CFG1 (page=0x00 address=0x18) [reset=00h]

ICGA time slot enables.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 8-31. Inter Chip Gain Alignment 1 Field Descriptions

| Bit | Field       | Туре | Reset | Description   |  |  |  |
|-----|-------------|------|-------|---|--|--|--|
| 7   | ICGA_SEN[7] | RW   | Oh    | Time slot equals ICGA_SLOT[5:0]+7*3. When enabled, the limiter will include this time slot in the alignment group.  0b = Disabled  1b = Enabled |  |  |  |
| 6   | ICGA_SEN[6] | RW   | Oh    | Time slot equals ICGA_SLOT[5:0]+6*3. When enabled, the limiter will include this time slot in the alignment group.  0b = Disabled  1b = Enabled |  |  |  |

Product Folder Links: TAS2764



### Table 8-31. Inter Chip Gain Alignment 1 Field Descriptions (continued)

| Bit | Field       | Туре | Reset | Description (continued)   |
|-----|-------------|------|-------|---|
| 5   | ICGA_SEN[5] | RW   | Oh    | Time slot equals ICGA_SLOT[5:0]+5*3. When enabled, the limiter will include this time slot in the alignment group.  0b = Disabled  1b = Enabled |
| 4   | ICGA_SEN[4] | RW   | Oh    | Time slot equals ICGA_SLOT[5:0]+4*3. When enabled, the limiter will include this time slot in the alignment group.  0b = Disabled  1b = Enabled |
| 3   | ICGA_SEN[3] | RW   | Oh    | Time slot equals ICGA_SLOT[5:0]+3*3. When enabled, the limiter will include this time slot in the alignment group.  0b = Disabled  1b = Enabled |
| 2   | ICGA_SEN[2] | RW   | Oh    | Time slot equals ICGA_SLOT[5:0]+2*3. When enabled, the limiter will include this time slot in the alignment group.  0b = Disabled  1b = Enabled |
| 1   | ICGA_SEN[1] | RW   | Oh    | Time slot equals ICGA_SLOT[5:0]+1*3. When enabled, the limiter will include this time slot in the alignment group.  0b = Disabled  1b = Enabled |
| 0   | ICGA_SEN[0] | RW   | Oh    | Time slot equals ICGA_SLOT[5:0]+0. When enabled, the limiter will include this time slot in the alignment group.  0b = Disabled  1b = Enabled   |

# 8.9.30 DG\_0 (page=0x00 address=0x19) [reset=0Dh]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 8-32. Diagnostic Signal Field Descriptions

| Bit | Field       | Type | Reset | Description   |
|-----|-------------|------|-------|---|
| 7   | ICGA_NG_EN  | RW   | 0h    | Better and audio friendly ICGA feature (when Noise gate is enabled)  0b = Feature disabled  1b = Feature enabled  |
| 6   | DG_CLK      | RW   | 0h    | Diagnostic generate clock source is 0b = internal osscilator 1b = external SBCLK and FSYNC  |
| 5   | ICG_MODE    | RW   | 0h    | Device attenuation is 0b = BOP and Limiter attenuation added together 1b = Max attenuation of either BOP or limiter   |
| 4-0 | DG_SIG[4:0] | RW   | Dh    | Selects Tone Freq for DG MODE  00h = Zero input (Idle channel)  01h = -6 dBFS positive DC  02h = -6 dBFS negative DC  03h = -12 dBFS positive DC  04h = -12 dBFS negative DC  05h = -18 dBFS negative DC  06h = -18 dBFS negative DC  06h = -18 dBFS negative DC  07h = -24 dBFS positive DC  08h = -24 dBFS positive DC  09h = -30 dBFS positive DC  00h = -30 dBFS positive DC  00h = -6 dBFS f <sub>s</sub> /4  0Ch = -4.8 dBFS f <sub>s</sub> /6  0Dh = 0 dBFS 1KHz sine  0Eh = Programmable DC using B0_P4, registers 0x08 to 0x0B  0Fh-1Fh = Reserved |



# 8.9.31 DVC (page=0x00 address=0x1A) [reset=00h]

Digital Volume Control.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-33. Digital Volume Control Field Descriptions**

| Bit | Field        | Туре | Reset | Description                              |
|-----|--------------|------|-------|--|
| 7-0 | DVC_LVL[7:0] | RW   |       | 00h = 0 dB<br>01h = -0.5dB<br>02h = -1dB |
|     |              |      |       | C8h = -100dB<br>Others : Mute            |

### 8.9.32 LIM\_CFG0 (page=0x00 address=0x1B) [reset=22h]

Sets limiter attack rate and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-34. Limiter Configuration 0 Field Descriptions**

| Bit | Field           | Туре | Reset | Description  |
|-----|-----------------|------|-------|--|
| 7-6 | Reserved        | R    | 0h    | Reserved   |
| 5   | LIM_DHYS_EN     | RW   | 1h    | Limiter dynamic headroom is<br>0b = Disabled<br>1b = Enabled   |
| 4-1 | LIM_ATK_RT[3:0] | RW   | 1h    | 00h = 20us/dB<br>01h = 40us/dB<br>02h = 80 us/dB<br>03h = 160 us/dB<br>04h = 320 us/dB<br>05h = 640 us/dB<br>06h = 1280 us/dB<br>07h = 2560 us/dB<br>08h = 5120 us/dB<br>09h = 10240 us/dB<br>10h = 20480 us/dB<br>11h = 40960 us/dB<br>12h = 81920 us/dB<br>Others : Reserved |
| 0   | LIM_EN          | RW   | Oh    | Limiter is 0b = Disabled 1b = Enabled  |

# 8.9.33 LIM\_CFG1 (page=0x00 address=0x1C) [reset=32h]

Sets PVDD limiter release rate and hold time.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-35. Limiter Configuration 1 Field Descriptions**

| Bit | Field   | Туре | Reset | Description  |
|-----|---------|------|-------|--|
| 7   | LIM_PDB | RW   |       | During BOP the limiter will be<br>0b =Running<br>1b = Paused |



### Table 8-35. Limiter Configuration 1 Field Descriptions (continued)

| Bit | Field           | Туре | Reset | Description (continued)  |
|-----|-----------------|------|-------|--|
| 6-3 | LIM_RLS_RT[3:0] | RW   | 6h    | 00h = Reserved<br>01h = 4 ms/dB<br>02h = 8 ms/dB<br>03h = 16 ms/dB<br>04h = 32 ms/dB<br>05h = 64 ms/dB<br>06h = 128 ms/dB<br>07h = 256 ms/dB<br>08h = 512 ms/dB<br>09h = 1024 ms/dB<br>10h = 2048 ms/dB<br>11h = 4096 ms/dB<br>12h = 8192 ms/dB<br>Others : reserved |
| 2-0 | LIM_HLD_TM[2:0] | RW   | 2h    | VBAT1S Limiter hold time.<br>000b = 0 ms<br>001b = 10 ms<br>010b = 25 ms<br>011b = 50 ms<br>100b = 100 ms<br>101b = 250 ms<br>110b = 500 ms<br>111b = 1000 ms  |

### 8.9.34 BOP\_CFG0 (page=0x00 address=0x1D) [reset=40h]

Sets limiter maximum headroom, BOP shut-down mode and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-36. Brownout Prevention 0 Field Descriptions

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 7-3 | LIM_DHR[4:0] | RW   | 8h    | Limiter Maximum Headroom as % of PVDD  00h = -20%  01h = -17.5%  02h = -15%   0Fh = 17.5%  10h = 20%  Others = Reserved |
| 2   | Reserved     | R    | 0h    | Reserved  |
| 1   | BOP_SHDN     | RW   | 0h    | When BOP level 0 is reached device 0b = attenuates based on level 0 setttings 1b = mutes followed by device shutdown    |
| 0   | BOP_EN       | RW   | Oh    | Brown out prevention is 0b = Disabled 1b = Enabled  |

### 8.9.35 BOP\_CFG1 (page=0x00 address=0x1E) [reset=32h]

BOP hold clear and device maximum attenuation.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-37. Brownout Prevention 1 Field Descriptions**

| Bit | Field       | Туре | Reset | Description  |
|-----|-------------|------|-------|--|
| 7   | BOP_HLD_CLR | RW   |       | BOP infinite hold clear (self clearing). 0b = Don't clear 1b = Clear |



Table 8-37. Brownout Prevention 1 Field Descriptions (continued)

| Bit | Field              | Туре | Reset | Description  |
|-----|--------------------|------|-------|--|
| 6-0 | DEV_MAX_ATTEN[6:0] | RW   | 32h   | Device maximum attenuation of limiter and BOP combined.  00h = 0 dB  01h= -1 dB  02h = -2 dB  03h = -3 dB   2Fh = -47 dB  30h-7Fh = Reserved |

### 8.9.36 BOP\_CFG2 (page=0x00 address=0x1F) [reset=02h]

BOP level 3 dwell time and attack step size.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-38. Brownout Prevention 2 Field Descriptions** 

| Bit | Field            | Туре | Reset | Description   |
|-----|------------------|------|-------|---|
| 7-5 | BOP_DT3[2:0]     | RW   | 0h    | BOP level 3 dwell time<br>0h= 0 us<br>1h = 100 us<br>2h = 250 us<br>3h = 500 us<br>4h = 1000 us<br>5h = 2000 us<br>6h = 4000 us<br>7h = 8000 us   |
| 4-1 | BOP_ATK_ST3[3:0] | RW   | 1h    | BOP level 3 attack step size 0h = -0.0625 dB 1h = -0.5 dB 2h = -0.8958 dB 3h = -1.2916 dB 4h = -1.6874 dB 5h = -2.0832 dB 6h = -2.479 dB 7h = -2.8748 dB 8h = -3.2706 dB 9h = -3.6664 dB Ah = -4.0622 dB Bh = -4.458 dB Ch = -4.8538 dB Dh = -5.2496 dB Eh = -5.6454 dB Fh = -6dB |
| 0   | Reserved         | R    | 0h    | Reserved  |

### 8.9.37 BOP\_CFG3 (page=0x00 address=0x20) [reset=06h]

BOP level 3 attack and release.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-39. Brownout Prevention 3 Field Descriptions** 

| Bit | Field            | Туре | Reset | Description  |
|-----|------------------|------|-------|--|
| 7-5 | BOP_ATK_RT3[2:0] | RW   | Oh    | BOP level 3 attack rate.<br>0h= 2.5 us<br>1h = 5 us<br>2h = 10 us<br>3h = 25 us<br>4h = 50 us<br>5h = 100 us<br>6h = 250 us<br>7h = 500 us |



### Table 8-39. Brownout Prevention 3 Field Descriptions (continued)

| Bit | Field            | Туре | Reset | Description   |
|-----|------------------|------|-------|---|
| 4-1 | BOP_RLS_ST3[3:0] | RW   | 3h    | BOP level 3 release step size.  0h = 0.0625 dB  1h = 0.5 dB  2h = 0.8958 dB  3h = 1.2916 dB  4h = 1.6874 dB  5h = 2.0832 dB  6h = 2.479 dB  7h = 2.8748 dB  8h = 3.2706 dB  9h = 3.6664 dB  0Ah = 4.0622 dB  0Bh = 4.458 dB  0Ch = 4.8538 dB  0Dh = 5.2496 dB  0Eh = 5.6454 dB  0Fh = 6dB |
| 0   | Reserved         | R    | 0h    | Reserved  |

# 8.9.38 BOP\_CFG4 (page=0x00 address=0x21) [reset=2Ch]

BOP level 3 release rate and maximum attenuation.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-40. Brownout Prevention 4 Field Descriptions** 

| Bit | Field              | Туре | Reset | Description   |
|-----|--------------------|------|-------|---|
| 7-5 | BOP_RLS_RT3[2:0]   | RW   | 1h    | BOP level 3 release rate time.<br>0h= 5 ms<br>1h = 10 ms<br>2h = 25 ms<br>3h = 50 ms<br>4h = 100 ms<br>5h = 250 ms<br>6h = 500 ms<br>7h = 1000 ms |
| 4-0 | BOP_MAX_ATTN3[4:0] | RW   | Ch    | BOP level 3 maximum attenuation.  00h = 0 dB  01h = -1 dB  02h = -2 dB   0Ch = -12 dB   1Eh = -30 dB  1Fh = -31 dB                                |

# 8.9.39 BOP\_CFG5 (page=0x00 address=0x22) [reset=4Ch]

BOP level 3 threshold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



**Table 8-41. BOP Configuration 5 Field Descriptions** 

| Bit | Field        | Туре | Reset | Description           | ion or leid bescriptions                         |  |  |
|-----|--------------|------|-------|-----------------------|--|--|--|
| 7-0 | BOP_TH3[7:0] | RW   | 4Ch   | BOP level 3 threshold |  |  |  |
|     |              |      |       | Setting               | BOP Threshold (V) -<br>BOP_SRC=0 (VBAT1S Source) | BOP Threshold (V) -<br>BOP_SRC=1 (PVDD Source) |  |
|     |              |      |       | 00h                   | 2.7  | 5.5  |  |
|     |              |      |       | 01h                   | 2.75   | 5.55   |  |
|     |              |      |       | 02h                   | 2.8  | 5.6  |  |
|     |              |      |       |                       |  |  |  |
|     |              |      |       | 38h                   | 5.5  | 8.3  |  |
|     |              |      |       | 39h                   | 0  | 8.35   |  |
|     |              |      |       |                       | 0  |  |  |
|     |              |      |       | 5Ah                   | 0  | 10   |  |
|     |              |      |       |                       | 0  |  |  |
|     |              |      |       | D1h                   | 0  | 15.95  |  |
|     |              |      |       | D2h                   | 0  | 16   |  |
|     |              |      |       | D3h-FFh               | 0  | 0  |  |

# 8.9.40 BOP\_CFG6 (page=0x00 address=0x23) [reset=20h]

BOP level 3 hold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-42. Brownout Prevention 6 Field Descriptions** 

| Bit | Field               | Туре | Reset | Description   |
|-----|---------------------|------|-------|---|
| 7-5 | BOP_HT3[2:0]        | RW   | 1h    | BOP level 3 hold time. 0h = 0 ms 1h = 10 ms 2h = 100 ms 3h = 250 ms 4h = 500ms 5h = 1000 ms 6h = 2000 ms 7h = infinte ms (This can be exited using BOP_HLD_CLR bit)   |
| 4   | BOP_DIS3            | RW   | 0h    | BOP level 3 is<br>0b = Enabled<br>1b = Disabled   |
| 3-0 | BOP_STAT_STATE[3:0] | R    | Oh    | BOP current state. Set BOP_STAT_HLD high to hold for readack.  0h = Idle  1h = Attacking Level 3  2h = Attacking Level 2  3h = Attacking Level 1  4h = Attacking Level 0  5h = Holding Level 3  6h = Holding Level 2  7h = Holding Level 1  8h =Holding Level 0  9h = Releasing Level 3  Ah = Releasing Level 2  Bh = Releasing Level 1  Ch = Releasing Level 0  Dh-Fh = Reserved |

# 8.9.41 BOP\_CFG7 (page=0x00 address=0x24) [reset=02h]

BOP level 2 dwell time and attack step size.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-43. Brownout Prevention 7 Field Descriptions

| Bit   Field   Type   Reset   Description  | Table 0-43. Brownout i revention / Fleid Descriptions |                  |      |       |  |  |  |
|---|---|------------------|------|-------|--|--|--|
| 0h= 0 us 1h = 100 us 2h = 250 us 3h = 500 us 4h = 1000 us 6h = 4000 us 7h = 8000 us  4-1  BOP_ATK_ST2[3:0]  RW  1h  BOP level 2 attack step size 0h = -0.0625 dB 1h = -0.5 dB 2h = -0.8958 dB 3h = -1.2916 dB 4h = -1.6874 dB 5h = -2.0832 dB 6h = -2.479 dB 7h = -2.8748 dB 8h = -3.2706 dB 9h = -3.6664 dB Ah = -4.0622 dB Bh = -4.458 dB Ch = -4.8538 dB Dh = -5.2496 dB Eh = -5.6454 dB Fh = -6dB | Bit   | Field            | Туре | Reset | Description  |  |  |
| 0h = -0.0625 dB 1h = -0.5 dB 2h = -0.8958 dB 3h = -1.2916 dB 4h = -1.6874 dB 5h = -2.0832 dB 6h = -2.479 dB 7h = -2.8748 dB 8h = -3.2706 dB 9h = -3.6664 dB Ah = -4.0622 dB Bh = -4.458 dB Ch = -4.8538 dB Dh = -5.2496 dB Eh = -5.6454 dB Fh = -6dB  | 7-5   | BOP_DT2[2:0]     | RW   | Oh    | 0h= 0 us<br>1h = 100 us<br>2h = 250 us<br>3h = 500 us<br>4h = 1000 us<br>5h = 2000 us<br>6h = 4000 us  |  |  |
| 0 Reserved R 0h Reserved  | 4-1   | BOP_ATK_ST2[3:0] | RW   | 1h    | 0h = -0.0625 dB<br>1h = -0.5 dB<br>2h = -0.8958 dB<br>3h = -1.2916 dB<br>4h = -1.6874 dB<br>5h = -2.0832 dB<br>6h = -2.479 dB<br>7h = -2.8748 dB<br>8h = -3.2706 dB<br>9h = -3.6664 dB<br>Ah = -4.0622 dB<br>Bh = -4.458 dB<br>Ch = -4.8538 dB<br>Dh = -5.2496 dB<br>Eh = -5.6454 dB |  |  |
|   | 0   | Reserved         | R    | 0h    | Reserved   |  |  |

# 8.9.42 BOP\_CFG8 (page=0x00 address=0x25) [reset=06h]

BOP level 2 attack and release.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-44. Brownout Prevention 8 Field Descriptions

| Bit | Field            | Туре | Reset | Description  |
|-----|------------------|------|-------|--|
| 7-5 | BOP_ATK_RT2[2:0] | RW   |       | BOP level 2 attack rate.  0h= 2.5 us  1h = 5 us  2h = 10 us  3h = 25 us  4h = 50 us  5h = 100 us  6h = 250 us  7h = 500 us |



### **Table 8-44. Brownout Prevention 8 Field Descriptions (continued)**

| Bit | Field            | Туре | Reset | Description   |
|-----|------------------|------|-------|---|
| 4-1 | BOP_RLS_ST2[3:0] | RW   | 3h    | BOP level 2 release step size.  0h = 0.0625 dB  1h = 0.5 dB  2h = 0.8958 dB  3h = 1.2916 dB  4h = 1.6874 dB  5h = 2.0832 dB  6h = 2.479 dB  7h = 2.8748 dB  8h = 3.2706 dB  9h = 3.6664 dB  Ah = 4.0622 dB  Bh = 4.458 dB  Ch = 4.8538 dB  Dh = 5.2496 dB  Eh = 5.6454 dB  Fh = 6dB |
| 0   | Reserved         | R    | 0h    | Reserved  |

# 8.9.43 BOP\_CFG9 (page=0x00 address=0x26) [reset=32h]

BOP level 2 release rate and maximum attenuation.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-45. Brownout Prevention 9 Field Descriptions** 

| Bit | Field              | Туре | Reset | Description   |
|-----|--------------------|------|-------|---|
| 7-5 | BOP_RLS_RT2[2:0]   | RW   | 1h    | BOP level 2 release rate time.  0h= 5 ms  1h = 10 ms  2h = 25 ms  3h = 50 ms  4h = 100 ms  5h = 250 ms  6h = 500 ms  7h = 1000 ms |
| 4-0 | BOP_MAX_ATTN2[4:0] | RW   | 12h   | BOP level 2 maximum attenuation.  00h = 0 dB  01h = -1 dB  02h = -2 dB   0Ch = -12 dB   1Eh = -30 dB  1Fh = -31 dB                |

Product Folder Links: TAS2764

### 8.9.44 BOP\_CFG10 (page=0x00 address=0x27) [reset=46h]

BOP level 2 threshold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



### Table 8-46. BOP Configuration 10 Field Descriptions

| Bit | Field        | Туре | Reset | Description         |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|-----|--------------|------|-------|---------------------|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|---|--|--|--|--|--|--|---|--|-----|---|----|
| 7-0 | BOP_TH2[7:0] | RW   | 46h   | BOP level 2 thresho | old  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       | Setting             | BOP Threshold (V) -<br>BOP_SRC=0 (VBAT1S Source) | BOP Threshold (V) -<br>BOP_SRC=1 (PVDD Source) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       | 00h                 | 2.7  | 5.5  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       | 01h                 | 2.75   | 5.55   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       | 02h                 | 2.8  | 5.6  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       |                     |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       | 38h                 | 5.5  | 8.3  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       | 39h                 | 0  | 8.35   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       |                     | 0  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       |                     |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | l |  |  |  |  |  |  | İ |  | 5Ah | 0 | 10 |
|     |              |      |       |                     | 0  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       | D1h                 | 0  | 15.95  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       | D2h                 | 0  | 16   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |
|     |              |      |       | D3h-FFh             | 0  | 0  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |   |  |  |  |  |  |  |   |  |     |   |    |

### 8.9.45 BOP\_CFG11 (page=0x00 address=0x28) [reset=20h]

BOP level 2 hold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-47. Brownout Prevention 11 Field Descriptions**

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 7-5 | BOP_HT2[2:0] | RW   | 1h    | BOP level 2 hold time. 0h = 0 ms 1h = 10 ms 2h = 100 ms 3h = 250 ms 4h = 500ms 5h = 1000 ms 6h = 2000 ms 7h = infinte ms (This can be exited using BOP_HLD_CLR bit) |
| 4   | BOP_DIS2     | RW   | 0h    | BOP level 2 is<br>0b = Enabled<br>1b = Disabled   |
| 3-0 | Reserved     | R    | 0h    | Reserved  |

# 8.9.46 BOP\_CFG12 (page=0x00 address=0x29) [reset=02h]

BOP level 1 dwell time and attack step size.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 8-48. Brownout Prevention 12 Field Descriptions**

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 7-5 | BOP_DT1[2:0] | RW   | Oh    | BOP level 1 dwell time<br>0h= 0 us<br>1h = 100 us<br>2h = 250 us<br>3h = 500 us<br>4h = 1000 us<br>5h = 2000 us<br>6h = 4000 us<br>7h = 8000 us |



Table 8-48. Brownout Prevention 12 Field Descriptions (continued)

| Bit | Field            | Туре | Reset | Description   |  |
|-----|------------------|------|-------|---|--|
| 4-1 | BOP_ATK_ST1[3:0] | RW   | 1h    | BOP level 1 attack step size 0h = -0.0625 dB 1h = -0.5 dB 2h = -0.8958 dB 3h = -1.2916 dB 4h = -1.6874 dB 5h = -2.0832 dB 6h = -2.479 dB 7h = -2.8748 dB 8h = -3.2706 dB 9h = -3.6664 dB Ah = -4.0622 dB Bh = -4.458 dB Ch = -4.8538 dB Dh = -5.2496 dB Eh = -5.6454 dB Fh = -6dB |  |
| 0   | Reserved         | R    | 0h    | Reserved  |  |

# 8.9.47 BOP\_CFG13 (page=0x00 address=0x2A) [reset=06h]

BOP level 1 attack and release.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-49. Brownout Prevention 13 Field Descriptions** 

| Bit | Field            | Туре | Reset | Description   |
|-----|------------------|------|-------|---|
| 7-5 | BOP_ATK_RT1[2:0] | RW   | Oh    | BOP level 1 attack rate. 0h= 2.5 us 1h = 5 us 2h = 10 us 3h = 25 us 4h = 50 us 5h = 100 us 6h = 250 us 7h = 500 us  |
| 4-1 | BOP_RLS_ST1[3:0] | RW   | 3h    | BOP level 1 release step size.  0h = 0.0625 dB  1h = 0.5 dB  2h = 0.8958 dB  3h = 1.2916 dB  4h = 1.6874 dB  5h = 2.0832 dB  6h = 2.479 dB  7h = 2.8748 dB  8h = 3.2706 dB  9h = 3.6664 dB  Ah = 4.0622 dB  Bh = 4.458 dB  Ch = 4.8538 dB  Dh = 5.2496 dB  Eh = 5.6454 dB  Fh = 6dB |
| 0   | Reserved         | R    | 0h    | Reserved  |

# 8.9.48 BOP\_CFG14 (page=0x00 address=0x2B) [reset=38h]

BOP level 1 release rate and maximum attenuation.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



### **Table 8-50. Brownout Prevention 14 Field Descriptions**

| Bit | Field              | Туре | Reset | Description   |
|-----|--------------------|------|-------|---|
| 7-5 | BOP_RLS_RT1[2:0]   | RW   | 1h    | BOP level 1 release rate time.  0h= 5 ms  1h = 10 ms  2h = 25 ms  3h = 50 ms  4h = 100 ms  5h = 250 ms  6h = 500 ms  7h = 1000 ms |
| 4-0 | BOP_MAX_ATTN1[4:0] | RW   | 18h   | BOP level 1 maximum attenuation. 0h = 0 dB 1h = -1 dB 2h = -2 dB Ch = -12 dB 1Eh = -30 dB 1Fh = -31 dB                            |

# 8.9.49 BOP\_CFG15 (page=0x00 address=0x2C) [reset=40h]

BOP level 1 threshold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-51. BOP Configuration 15 Field Descriptions

| Bit | Field        | Туре | Reset | Description           | Description                                      |  |  |  |
|-----|--------------|------|-------|-----------------------|--|--|--|--|
| 7-0 | BOP_TH1[7:0] | RW   | 40h   | BOP level 1 threshold |  |  |  |  |
|     |              |      |       | Setting               | BOP Threshold (V) -<br>BOP_SRC=0 (VBAT1S Source) | BOP Threshold (V) -<br>BOP_SRC=1 (PVDD Source) |  |  |
|     |              |      |       | 00h                   | 2.7  | 5.5  |  |  |
|     |              |      |       | 01h                   | 2.75   | 5.55   |  |  |
|     |              |      |       | 02h                   | 2.8  | 5.6  |  |  |
|     |              |      |       |                       |  |  |  |  |
|     |              |      |       | 38h                   | 5.5  | 8.3  |  |  |
|     |              |      |       | 39h                   | 0  | 8.35   |  |  |
|     |              |      |       |                       | 0  |  |  |  |
|     |              |      |       | 5Ah                   | 0  | 10   |  |  |
|     |              |      |       |                       | 0  |  |  |  |
|     |              |      |       | D1h                   | 0  | 15.95  |  |  |
|     |              |      |       | D2h                   | 0  | 16   |  |  |
|     |              |      |       | D3h-FFh               | 0  | 0  |  |  |

# 8.9.50 BOP\_CFG17 (page=0x00 address=0x2D) [reset=20h]

BOP level 1 hold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



**Table 8-52. Brownout Prevention 17 Field Descriptions** 

|     | Table 6-52. Drownout i revention 17 i leid Descriptions |      |       |   |  |  |  |  |
|-----|---|------|-------|---|--|--|--|--|
| Bit | Field   | Туре | Reset | Description   |  |  |  |  |
| 7-5 | BOP_HT1[2:0]  | RW   | 1h    | BOP level 1 hold time. 0h = 0 ms 1h = 10 ms 2h = 100 ms 3h = 250 ms 4h = 500ms 5h = 1000 ms 6h = 2000 ms 7h = infinte ms (This can be exited using BOP_HLD_CLR bit) |  |  |  |  |
| 4   | BOP_DIS1  | RW   | 0h    | BOP level 1 is 0b = Enabled 1b = Disabled   |  |  |  |  |
| 3-0 | Reserved  | R    | 0h    | Reserved  |  |  |  |  |

# 8.9.51 BOP\_CFG18 (page=0x00 address=0x2E) [reset=02h]

BOP level 0 dwell time and attack step size.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-53. Brownout Prevention 18 Field Descriptions** 

| Bit | Field            | Туре | Reset | Description  |
|-----|------------------|------|-------|--|
| 7-5 | BOP_DT0[2:0]     | RW   | 0h    | BOP level 0 dwell time.<br>0h= 0 us<br>1h = 100 us<br>2h = 250 us<br>3h = 500 us<br>4h = 1000 us<br>5h = 2000 us<br>6h = 4000 us<br>7h = 8000 us   |
| 4-1 | BOP_ATK_ST0[3:0] | RW   | 1h    | BOP level 0 attack step size.  0h = -0.0625 dB  1h = -0.5 dB  2h = -0.8958 dB  3h = -1.2916 dB  4h = -1.6874 dB  5h = -2.0832 dB  6h = -2.479 dB  7h = -2.8748 dB  8h = -3.2706 dB  9h = -3.6664 dB  Ah = -4.0622 dB  Bh = -4.458 dB  Ch = -4.8538 dB  Dh = -5.2496 dB  Eh = -5.6454 dB  Fh = -6dB |
| 0   | Reserved         | R    | 0h    | Reserved   |

# 8.9.52 BOP\_CFG19 (page=0x00 address=0x2F) [reset=06h]

BOP level 0 attack and release.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



### **Table 8-54. Brownout Prevention 19 Field Descriptions**

| Bit | Field            | Туре | Reset | Description  |
|-----|------------------|------|-------|--|
| 7-5 | BOP_ATK_RT0[2:0] | RW   | Oh    | BOP level 0 attack rate.<br>0h= 2.5 us<br>1h = 5 us<br>2h = 10 us<br>3h = 25 us<br>4h = 50 us<br>5h = 100 us<br>6h = 250 us<br>7h = 500 us   |
| 4-1 | BOP_RLS_ST0[3:0] | RW   | 3h    | BOP level 0 release step size.  0h = 0.0625 dB  1h = 0.5 dB  2h = 0.8958 dB  3h = 1.2916 dB  4h = 1.6874 dB  5h = 2.0832 dB  6h = 2.479 dB  7h = 2.8748 dB  8h = 3.2706 dB  9h = 3.6664 dB  Ah = 4.0622 dB  Bh = 4.458 dB  Ch = 4.8538 dB  ODh = 5.2496 dB  Eh = 5.6454 dB  Fh = 6dB |
| 0   | Reserved         | R    | 0h    | Reserved   |

# 8.9.53 BOP\_CFG20 (page=0x00 address=0x30) [reset=3Eh]

BOP level 0 release rate and maximum attenuation.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-55. Brownout Prevention 20 Field Descriptions

| Bit | Field              | Туре | Reset | Description   |
|-----|--------------------|------|-------|---|
| 7-5 | BOP_RLS_RT0[2:0]   | RW   | 1h    | BOP level 0 release rate time. 0h= 5 ms 1h = 10 ms 2h = 25 ms 3h = 50 ms 4h = 100 ms 5h = 250 ms 6h = 500 ms 7h = 1000 ms |
| 4-0 | BOP_MAX_ATTN0[4:0] | RW   | 1Eh   | BOP level 0 maximum attenuation. 0h = 0 dB 1h = -1 dB 2h = -2 dB Ch = -12 dB 1Eh = -30 dB 1Fh = -31 dB                    |

# 8.9.54 BOP\_CFG21 (page=0x00 address=0x31) [reset=37h]

BOP level 0 threshold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



#### Table 8-56. BOP Configuration 21 Field Descriptions

| Bit | Field        | Туре | Reset | Description           | Description                                      |  |  |
|-----|--------------|------|-------|-----------------------|--|--|--|
| 7-0 | BOP_TH0[7:0] | RW   | 37h   | BOP level 0 threshold |  |  |  |
|     |              |      |       | Setting               | BOP Threshold (V) -<br>BOP_SRC=0 (VBAT1S Source) | BOP Threshold (V) -<br>BOP_SRC=1 (PVDD Source) |  |
|     |              |      |       | 00h                   | 2.7  | 5.5  |  |
|     |              |      |       | 01h                   | 2.75   | 5.55   |  |
|     |              |      |       | 02h                   | 2.8  | 5.6  |  |
|     |              |      |       |                       |  |  |  |
|     |              |      |       | 37h                   | 5.45   | 8.3  |  |
|     |              |      |       | 38h                   | 5.5  | 8.35   |  |
|     |              |      |       | 39h                   | 0  | 8.4  |  |
|     |              |      |       |                       | 0  |  |  |
|     |              |      |       | D1h                   | 0  | 15.95  |  |
|     |              |      |       | D2h                   | 0  | 16   |  |
|     |              |      |       | D3h-FFh               | 0  | 0  |  |

# 8.9.55 BOP\_CFG22 (page=0x00 address=0x32) [reset=20h]

BOP level 0 hold, enable, and status hold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-57. Brownout Prevention 22 Field Descriptions

|     | Table 6-57. Brownout Prevention 22 Field Descriptions |      |       |   |  |  |  |
|-----|---|------|-------|---|--|--|--|
| Bit | Field   | Туре | Reset | Description   |  |  |  |
| 7-5 | BOP_HT0[2:0]  | RW   | 1h    | BOP level 0 hold time. 0h = 0 ms 1h = 10 ms 2h = 100 ms 3h = 250 ms 4h = 500ms 5h = 1000 ms 6h = 2000 ms 7h = infinte ms (This can be exited using BOP_HLD_CLR bit)   |  |  |  |
| 4   | BOP_DIS0  | RW   | 0h    | BOP level 0 is<br>0b = Enabled<br>1b = Disabled   |  |  |  |
| 3-1 | Reserved  | RW   | 0h    | Reserved  |  |  |  |
| 0   | BOP_STAT_HLD  | RW   | 0h    | Hold BOP status for BOP_STAT_STATE, BOP_STAT_LLVL, and BOP_STAT_PVDD. When register is set back to low the status registers will be reset and updating will resume.  0b= hold update disabled, status register readback invalid 1b= hold update enabled, status register readback valid |  |  |  |

# 8.9.56 BOP\_CFG23 (page=0x00 address=0x33) [reset=FFh]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-58. Lowest PVDD Measured Field Descriptions

| Bit | Field              | Туре | Reset | Description  |
|-----|--------------------|------|-------|--|
| 7-0 | BOP_STAT_PVDD[9:2] | R    | FFh   | Lowest PVDD measured since last read. Set BOP_STAT_HLD high before reading. Till the time SAR does not get enabled in device, this register wll readback default value on PVDD (0xff) if device is in PWR_MODE2, else it will readback default value on VBAT (0xff) when device is in PWR_MODE1. Note: default of PVDD is 16V and of VBAT is 6V. |



# 8.9.57 BOP\_CFG24 (page=0x00 address=0x34) [reset=E6h]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-59. Lowest BOP Attack Field Descriptions** 

| Bit | Field              | Туре | Reset | Description  |
|-----|--------------------|------|-------|--|
| 7-6 | BOP_STAT_PVDD[1:0] | R    | 3h    | Lowest PVDD measured since last read. Set BOP_STAT_HLD high before reading. Till the time SAR does not get enabled in device, this register wll readback default value on PVDD (2'b11) if device is in PWR_MODE2, else it will readback default value on VBAT (2'b11) when device is in PWR_MODE1. Note: default of PVDD is 16V and of VBAT is 6V. |
| 5-3 | BOP_STAT_LLVL[2:0] | R    | 4h    | Lowest BOP level attacked since last read. Set BOP_STAT_HLD high before reading.  0h = Attack level 0 was lowest attack level 1h = Attack level 1 was lowest attack level 2h = Attack level 2 was lowest attack level 3h = Attack level 3 was lowest attack level 4h = No BOP attacked since last read   |
| 2-1 | LVS_FTH_LOW[1:0]   | RW   | 3h    | Threshold for LVS when CDS_MODE=2'b11 0h = -121.5dBFS 1h=101.5dBFS (default) 2h= -81.5dBFS 3h = -71.5dBFS  |
| 0   | Reserved           | R    | 0h    | Reserved   |

### 8.9.58 NG\_CFG0 (page=0x00 address=0x35) [reset=BDh]

Noise gate hysteresis, threshold level and enable.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-60. Noise Gate 0 Field Descriptions

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 7-5 | NG_HSYT[2:0] | RW   | 5h    | Noise Gate Entry hysteris timer<br>0h = 260us<br>1h = 500us<br>2h = 800us<br>3h = 2 ms<br>4h = 10 ms<br>5h = 50 ms<br>6h = 100 ms<br>7h = 1000 ms |
| 4-3 | NG_LVL[1:0]  | RW   | 3h    | Noise-gate audio threshold level  0h = -90 dBFS  1h= -100 dBFS  2h = -110 dBFS  3h = -120 dBFS  |
| 2   | NG_EN        | RW   | 1h    | Noise gate 0b = Disabled 1b= Enabled  |
| 1-0 | Reserved     | RW   | 1h    | Reserved  |

# 8.9.59 NG\_CFG1 (page=0x00 address=0x36) [reset=ADh]

LVS hysteresis.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



**Table 8-61. Noise Gate 1 Field Descriptions** 

| Bit | Field        | Туре | Reset | Description  |
|-----|--------------|------|-------|--|
| 7-6 | Reserved     | RW   | 2h    | Reserved   |
| 5   | NG_DVR_EN    | RW   | 1h    | Volume ramping on noise-gate control is 0b = Enabled 1b = Disabled   |
| 4   | Reserved     | R    | 0h    | Reserved   |
| 3-0 | LVS_HYS[3:0] | RW   | Dh    | PVDD to VBAT1S hysteresis time 0h - 9h= Reserved Ah = 1 ms Bh = 10 ms Ch = 20 ms Dh = 50 ms Eh = 75 ms Fh = 100 ms |

# 8.9.60 LVS\_CFG0 (page=0x00 address=0x37) [reset=A8h]

LVS mode and threshold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-62. Low Voltage Signalling 0 Field Descriptions

|     | Table 0-02. Low Voltage digitaliting 0 Field Descriptions |      |       |  |  |  |  |
|-----|---|------|-------|--|--|--|--|
| Bit | Field   | Туре | Reset | Description  |  |  |  |
| 7   | LVS_TMODE   | RW   | 1h    | Low-Voltage signaling detection threshold is 0b = Fixed 1b = Relative to VBAT1S voltage  |  |  |  |
| 6   | Reserved  | RW   | 0h    | Reserved   |  |  |  |
| 5   | Reserved  | RW   | 1h    | Reserved   |  |  |  |
| 4-0 | LVS_FTH[4:0]  | RW   | 8h    | Threshold for LVS when CDS_MODE=2'b00 0h = -18.5 dBFS 1h=-18.25 dBFS (default) 2h=-18 dBFS 3h = -17.75 dBFS 4h=-17.5 dBFS 8h=-16.5 dBFS 1Eh=-11 dBFS 1Fh=-10.75 dBFS |  |  |  |

# 8.9.61 DIN\_PD (page=0x00 address=0x38) [reset=03h]

Sets enable of input pin weak pull down.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-63. Digital Input Pin Pull Down Field Descriptions

| Bit | Field     | Туре | Reset | Description  |
|-----|-----------|------|-------|--|
| 7   | Reserved  | RW   | 0h    | Reserved   |
| 6   | DIN_PD[4] | RW   | 0h    | Weak pull down for ICC 0b = Disabled 1b = Enabled      |
| 5   | DIN_PD[3] | RW   | 0h    | Weak pull down for SDOUT.  0b = Disabled  1b = Enabled |
| 4   | DIN_PD[2] | RW   | Oh    | Weak pull down for SDIN. 0b = Disabled 1b = Enabled    |



### Table 8-63. Digital Input Pin Pull Down Field Descriptions (continued)

| _ |     |           |      |       |  |
|---|-----|-----------|------|-------|--|
|   | Bit | Field     | Туре | Reset | Description  |
|   | 3   | DIN_PD[1] | RW   |       | Weak pull down for FSYNC. 0b = Disabled 1b = Enabled |
|   | 2   | DIN_PD[0] | RW   |       | Weak pull down for SBCLK. 0b = Disabled 1b = Enabled |
|   | 1-0 | Reserved  | RW   | 3h    | Reserved   |

### 8.9.62 IO\_DRV0 (page=0x00 address=0x39) [reset=FFh]

Sets drive strength for output buffers.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-64. IO Drive Strength Field Descriptions

| Bit | Field            | Туре | Reset | Description  |
|-----|------------------|------|-------|--|
| 7-6 | SDA_IO_DS[1:0]   | RW   | 3h    | SDA Drive Strength 00b = 2 mA 01b = 4 mA 10b = 6 mA 11b = 8 mA             |
| 5-4 | Reserved         | RW   | 3h    | Reserved   |
| 3-2 | SDOUT_IO_DS[1:0] | RW   | 3h    | SDOUT Drive Strength 00b = 2 mA 01b = 4 mA 10b = 6 mA 11b = 8 mA           |
| 1-0 | ICC_IO_DS[1:0]   | RW   | 3h    | ICC Drive Strength<br>00b = 2 mA<br>01b = 4 mA<br>10b = 6 mA<br>11b = 8 mA |

### 8.9.63 IO\_DRV1 (page=0x00 address=0x3A) [reset=FFh]

Sets drive strength for output buffers.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 8-65. IO Drive Strength Field Descriptions**

| Bit | Field             | Туре | Reset | Description  |
|-----|-------------------|------|-------|--|
| 7-6 | SBCLK_IO_DS[1:0]  | RW   | 3h    | SBCLK Drive Strength 00b = 2 mA 01b = 4 mA 10b = 6 mA 11b = 8 mA         |
| 5-4 | Reserved          | RW   | 3h    | Reserved   |
| 3-2 | IRQZ_IO_DS[1:0]   | RW   | 3h    | IRQZ Drive Strength 00b = 2 mA 01b = 4 mA 10b = 6 mA 11b = 8 mA          |
| 1-0 | BYP_EN_IO_DS[1:0] | RW   | 3h    | Bypass Enable Drive Strength 00b = 2 mA 01b = 4 mA 10b = 6 mA 11b = 8 mA |



# 8.9.64 INT\_MASK0 (page=0x00 address=0x3B) [reset=FCh]

Interrupt masks.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-66. Interrupt Mask 0 Field Descriptions

| Bit | Field    |      | _ •   | Parameter Property of the Prop |
|-----|----------|------|-------|--|
| Віт | Field    | Туре | Reset | Description  |
| 7   | IM_BOPM  | RW   | 1h    | BOP mute interrupt. 0b = Don't Mask 1b = Mask  |
| 6   | IM_BOPIH | RW   | 1h    | Bop infinite hold interrupt.  0b = Don't Mask  1b = Mask   |
| 5   | IM_LIMMA | RW   | 1h    | Limiter max attenuation interrupt.  0b = Don't Mask  1b = Mask   |
| 4   | IM_PBIP  | RW   | 1h    | PVDD below limiter inflection point interrupt.  0b = Don't Mask  1b = Mask   |
| 3   | IM_LIMA  | RW   | 1h    | Limiter active interrupt.  0b = Don't Mask  1b = Mask  |
| 2   | IM_TDMCE | RW   | 1h    | TDM clock error interrupt. 0b = Don't Mask 1b = Mask   |
| 1   | IM_OC    | RW   | 0h    | Over current error interrupt. 0b = Don't Mask 1b = Mask  |
| 0   | IM_OT    | RW   | Oh    | Over temp error interrupt. 0b = Don't Mask 1b = Mask   |

### 8.9.65 INT\_MASK1 (page=0x00 address=0x3C) [reset=BEh]

Interrupt masks.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-67. Interrupt Mask 1 Field Descriptions**

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7-6 | Reserved | RW   | 2h    | Reserved   |
| 5   | IM_LDC   | RW   | 1h    | Load Diagnostic Completion Mask 0b = Don't Mask 1b = Masked            |
| 4   | IM_LDSL  | RW   | 1h    | Speaker Short Load Mask 0b = Don't Mask 1b = Mask Short Load Detection |
| 3   | IM_LDOL  | RW   | 1h    | Speaker Open Load Mask 0b = Don't Mask 1b = Mask open Load Detection   |
| 2   | IM_BOPSD | RW   | 1h    | BOP Started Mask 0b = Don't Mask 1b = Mask                             |
| 1-0 | Reserved | RW   | 2h    | Reserved   |

### 8.9.66 INT\_MASK4 (page=0x00 address=0x3D) [reset=DFh]

Interrupt masks.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-68. Interrupt Mask 4 Field Descriptions

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7   | IM_PLL_CLK     | RW   | 1h    | Internal PLL Derived Clock Error Mask 0b = Don't Mask 1b = Mask |
| 6   | Reserved       | RW   | 1h    | Reserved  |
| 5   | IM_VBAT1S_UVLO | RW   | 0h    | VBAT1S Under Voltage<br>0b = Don't Mask<br>1b = Mask            |
| 4-0 | Reserved       | RW   | 1Fh   | Reserved  |

### 8.9.67 INT\_MASK2 (page=0x00 address=0x40) [reset=F6h]

Interrupt masks.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-69. Interrupt Mask 2- Interrupt masks. Field Descriptions

| Bit | Field     | Туре | Reset | Description   |
|-----|-----------|------|-------|---|
| 7   | IM_TO105  | RW   | 1h    | Temperature over 105C interrupt. 0b = Don't Mask 1b = Mask    |
| 6   | IM_TO115  | RW   | 1h    | Temperature over 115C interrupt.  0b = Don't Mask  1b = Mask  |
| 5   | IM_TO125  | RW   | 1h    | Temperature over 125C interrupt. 0b = Don't Mask 1b = Mask    |
| 4   | IM_TO135  | RW   | 1h    | Temperature over 135C interrupt. 0b = Don't Mask 1b = Mask    |
| 3   | IM_LDO_UV | RW   | 0h    | Internal VBAT1S LDO Under Voltage 0b = Don't Mask 1b = Mask   |
| 2   | IM_LDO_OV | RW   | 1h    | Internal VBAT1S LDO Over Voltage 0b = Don't Mask 1b = Mask    |
| 1   | IM_LDO_OL | RW   | 1h    | Internal VBAT1S LDO Over Load<br>0b = Don't Mask<br>1b = Mask |
| 0   | IM_PUVLO  | RW   | 0h    | PVDD UVLO interrupt. 0b = Don't Mask 1b = Mask                |

# 8.9.68 INT\_MASK3 (page=0x00 address=0x41) [reset=00h]

Interrupt masks.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-70. Interrupt Mask 3- Interrupt masks. Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7   | IM_TDTH2 | RW   | 0h    | Thermal Detection Threshold 2 mask 0b = Don't Mask 1b = Mask |



Table 8-70. Interrupt Mask 3- Interrupt masks. Field Descriptions (continued)

| Bit | Field     | Туре | Reset | Description   |
|-----|-----------|------|-------|---|
| 6   | IM_TDTH1  | RW   | 0h    | Thermal Detection Threshold 1 mask 0b = Don't Mask 1b = Mask        |
| 5   | IM_PVBT   | RW   | 0h    | PVDD - VBAT1S below threshold mask 0b = Don't Mask 1b = Mask        |
| 4   | IM_BOPA   | RW   | 0h    | BOP active interrupt. Mask 0b = Don't mask 1b = Mask                |
| 3   | IM_BOPL3A | RW   | 0h    | BOP level 3 detected interrupt mask 0b = Don't mask 1b = Mask       |
| 2   | IM_BOPL2A | RW   | 0h    | BOP level 2 detected interrupt mask 0b = Don't mask 1b = Mask       |
| 1   | IM_BOPL1A | RW   | 0h    | BOP level 1 detected interrupt mask 0b = Don't mask 1b = Mask       |
| 0   | IM_BOPL0A | RW   | 0h    | BOP level 0 detected interrupt mask<br>0b = Don't mask<br>1b = Mask |

# 8.9.69 INT\_LIVE0 (page=0x00 address=0x42) [reset=00h]

Live interrupt read-back.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-71. Live Interrupt Readback 0 Field Descriptions

|     | Table 6-71. Live interrupt Redunder 61 feta Descriptions |      |       |  |  |  |  |
|-----|--|------|-------|--|--|--|--|
| Bit | Field  | Type | Reset | Description  |  |  |  |
| 7   | IL_BOPM  | R    | 0h    | Interrupt due to bop mute.  0b = No interrupt 1b = Interrupt                                 |  |  |  |
| 6   | IL_BOPIH   | R    | 0h    | Interrupt due to bop infinite hold.  0b = No interrupt  1b = Interrupt                       |  |  |  |
| 5   | IL_LIMMA   | R    | 0h    | Interrupt due to limiter max attenuation.  0b = No interrupt 1b = Interrupt                  |  |  |  |
| 4   | IL_PBIP  | R    | Oh    | Interrupt due to PVDD below limiter inflection point.  0b = No interrupt 1b = Interrupt      |  |  |  |
| 3   | IL_LIMA  | R    | 0h    | Interrupt due to limiter active.  0b = No interrupt  1b = Interrupt                          |  |  |  |
| 2   | IL_TDMCE   | R    | Oh    | Interrupt due to TDM clock error.  0b = No interrupt 1b = Interrupt - Device in shutdown     |  |  |  |
| 1   | IL_OC  | R    | Oh    | Interrupt due to over current error.  0b = No interrupt  1b = Interrupt - Device in shutdown |  |  |  |
| 0   | IL_OT  | R    | Oh    | Interrupt due to over temp error.  0b = No interrupt 1b = Interrupt - Device in shutdown     |  |  |  |

Product Folder Links: TAS2764

# 8.9.70 INT\_LIVE1 (page=0x00 address=0x43) [reset=00h]

Live interrupt read-back.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-72. Live Interrupt Readback 1 Field Descriptions

| Bit | Field     | Туре | Reset | Description   |
|-----|-----------|------|-------|---|
| 7   | Reserved  | R    | 0h    | Reserved  |
| 6   | IL_OTPCRC | R    | 0h    | Interrupt due to OTP CRC Error Flag  0b = No interrupt  1b = Interrupt - Device in shutdown |
| 5-3 | Reserved  | R    | 0h    | Reserved  |
| 2   | IL_NGA    | R    | 0h    | Noise Gate Acive flag 0b = Noise gate not detected 1b = Noise gate detected                 |
| 1-0 | Reserved  | R    | 0h    | Reserved  |

# 8.9.71 INT\_LIVE1\_0 (page=0x00 address=0x44) [reset=00h]

Live interrupt read-back.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-73. Live Interrupt Readback 1\_1 Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | IL_PLL_CLK     | R    | Oh    | Internal PLL Clock Error 0b = No interrupt 1b = Interrupt - Device in shutdown |
| 6   | Reserved       | R    | 0h    | Reserved   |
| 5   | IL_VBAT1S_UVLO | R    | 0h    | VBAT1S Under Voltage 0b = No interrupt 1b = Interrupt - Device in shutdown     |
| 4-0 | Reserved       | R    | 0h    | Reserved   |

# 8.9.72 INT\_LIVE2 (page=0x00 address=0x47) [reset=00h]

Live interrupt read-back.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-74. Live Interrupt Readback 2 Field Descriptions

| Bit | Field     | Туре | Reset | Description   |
|-----|-----------|------|-------|---|
| 7   | IL_TO105  | R    | 0h    | Temperature over 105C 0b = No Interrupt 1b = Interrupt  |
| 6   | IL_TO115  | R    | 0h    | Temperature over 115C 0b = No Interrupt 1b = Interrupt  |
| 5   | IL_TO125  | R    | 0h    | Temperature over 125C 0b = No Interrupt 1b = Interrupt  |
| 4   | IL_TO135  | R    | 0h    | Temperature over 135C 0b = No Interrupt 1b = Interrupt  |
| 3   | IL_LDO_UV | R    | 0h    | VBAT1S Internal LDO Under Voltage 0b = No Interrupt 1b = Interrupt - Device in shutdown       |
| 2   | IL_LDO_OV | R    | 0h    | VBAT1S Internal LDO Over Voltage 0b = No Interrupt 1b = Interrupt - <i>Device in shutdown</i> |



Table 8-74. Live Interrupt Readback 2 Field Descriptions (continued)

|     | The state of the s |      |       |   |  |  |
|-----|--|------|-------|---|--|--|
| Bit | Field  | Туре | Reset | Description   |  |  |
| 1   | IL_LDO_OL  | R    | 0h    | VBAT1S Internal LDO Over Load 0b = No Interrupt 1b = Interrupt - Device in shutdown |  |  |
| 0   | IL_PUVLO   | R    | 0h    | PVDD UVLO 0b = No Interrupt 1b = Interrupt - Device in shutdown                     |  |  |

### 8.9.73 INT\_LIVE3 (page=0x00 address=0x48) [reset=00h]

Live interrupt read-back.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-75. Live Interrupt Readback 3 Field Descriptions

|     | Table 0-73. Live interrupt ineadback 3 Field Descriptions |      |       |  |  |  |  |
|-----|---|------|-------|--|--|--|--|
| Bit | Field   | Туре | Reset | Description  |  |  |  |
| 7   | IL_TDTH2  | R    | 0h    | Thermal Detection Threshold 2 active flag 0b = No interrupt 1b = Interrupt   |  |  |  |
| 6   | IL_TDTH1  | R    | 0h    | Thermal Detection Threshold 1 active flag 0b = No interrupt 1b = Interrupt   |  |  |  |
| 5   | IL_PVBT   | R    | 0h    | PVDD -VBAT1S going below the threshold flag 0b = No interrupt 1b = Interrupt |  |  |  |
| 4   | IL_BOPA   | R    | 0h    | BOP active flag 0b = No interrupt 1b = Interrupt                             |  |  |  |
| 3   | IL_BOPL3A   | R    | 0h    | BOP level 3 detected flag 0b = No interrupt 1b = Interrupt                   |  |  |  |
| 2   | IL_BOPL2A   | R    | 0h    | BOP level 2 detected flag 0b = No interrupt 1b = Interrupt                   |  |  |  |
| 1   | IL_BOPL1A   | R    | 0h    | BOP level 1 detected flag 0b = No interrupt 1b = Interrupt                   |  |  |  |
| 0   | IL_BOPL0A   | R    | 0h    | BOP level 0 detected flag 0b = No interrupt 1b = Interrupt                   |  |  |  |

# 8.9.74 INT\_LTCH0 (page=0x00 address=0x49) [reset=00h]

Latched interrupt read-back.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-76. Latched Interrupt Readback 0 Field Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7   | IR_BOPM  | R    | 0h    | Interrupt due to bop mute.  0b = No interrupt  1b = Interrupt                |
| 6   | IR_BOPIH | R    | 0h    | Interrupt due to BOP infinite hold.  0b = No interrupt  1b = Interrupt       |
| 5   | IR_LIMMA | R    | 0h    | Interrupt due to limiter max attenuation.  0b = No interrupt  1b = Interrupt |



### Table 8-76. Latched Interrupt Readback 0 Field Descriptions (continued)

| Bit | Field    | Type | Reset | Description   |
|-----|----------|------|-------|---|
| 4   | IR_PBIP  | R    | 0h    | Interrupt due to PVDD below limiter inflection point.  0b = No interrupt  1b = Interrupt                            |
| 3   | IR_LIMA  | R    | 0h    | Interrupt due to limiter active  0b = No interrupt  1b = Interrupt  |
| 2   | IR_TDMCE | R    | 0h    | Interrupt due to TDM clock error. Type of clock error can be seen from INT_LTCH8  0b = No interrupt  1b = Interrupt |
| 1   | IR_OC    | R    | 0h    | Interrupt due to over current error  0b = No interrupt  1b = Interrupt  |
| 0   | IR_OT    | R    | 0h    | Interrupt due to over temp error  0b = No interrupt  1b = Interrupt   |

# 8.9.75 INT\_LTCH1 (page=0x00 address=0x4A) [reset=00h]

Latched interrupt read-back.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-77. Latched Interrupt Readback 1 Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7   | Reserved       | R    | 0h    | Reserved   |
| 6   | IR_OTPCRC      | R    | 0h    | Interrupt due to OTP CRC Error Flag.  0b = No interrupt  1b = Interrupt  |
| 5   | IR_LDC         | R    | 0h    | Interrupt due to load diagnostic completion.  0b = Not completed  1b = Completed   |
| 4-3 | IR_LDSL IR_LDO | R    | 0h    | Interrupt due to Load Diagnostic Mode Fault Status  00b = Normal Load  01b = Open Load Detected  10b = Short Load Detected  11b = Reserved |
| 2-0 | Reserved       | R    | 0h    | Reserved   |

### 8.9.76 INT\_LTCH1\_0 (page=0x00 address=0x4B) [reset=00h]

Latched interrupt read-back.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-78. Latched Interrupt Readback 1\_0 Field Descriptions

| Bit | Field          | Туре | Reset | Description              |
|-----|----------------|------|-------|--------------------------|
| 7   | IR_PLL_CLK     | R    | 0h    | Internal PLL Clock Error |
| 6   | Reserved       | R    | 0h    | Reserved                 |
| 5   | IR_VBAT1S_UVLO | R    | 0h    | VBAT1S Under Voltage     |
| 4-0 | Reserved       | R    | 0h    | Reserved                 |

Product Folder Links: TAS2764

### 8.9.77 INT\_LTCH2 (page=0x00 address=0x4F) [reset=00h]

Latched interrupt read-back.

Submit Document Feedback



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-79. Latched Interrupt Readback 2- Latched Interrupt readback. Field Descriptions

| Bit | Field     | Туре | Reset | Description  |
|-----|-----------|------|-------|--|
| 7   | IR_TO105  | R    | 0h    | Temperature over 105C 0b = No Interrupt 1b = Interrupt             |
| 6   | IR_TO115  | R    | 0h    | Temperature over 115C 0b = No Interrupt 1b = Interrupt             |
| 5   | IR_TO125  | R    | 0h    | Temperature over 125C 0b = No Interrupt 1b = Interrupt             |
| 4   | IR_TO135  | R    | 0h    | Temperature over 135C 0b = No Interrupt 1b = Interrupt             |
| 3   | IR_LDO_UV | R    | 0h    | Internal VBAT1S LDO Under Voltage 0b = No Interrupt 1b = Interrupt |
| 2   | IR_LDO_OV | R    | 0h    | Internal VBAT1S LDO Over Voltage 0b = No Interrupt 1b = Interrupt  |
| 1   | IR_LDO_OL | R    | 0h    | Internal VBAT1S LDO Over Load 0b = No Interrupt 1b = Interrupt     |
| 0   | IR_PUVLO  | R    | 0h    | PVDD UVLO 0b = No Interrupt 1b = Interrupt                         |

# 8.9.78 INT\_LTCH3 (page=0x00 address=0x50) [reset=00h]

Latched interrupt read-back.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-80. Latched Interrupt Readback 3- Latched Interrupt readback. Field Descriptions

| Bit | Field     | Туре | Reset | Description   |
|-----|-----------|------|-------|---|
| 7   | IR_TDTH2  | R    | 0h    | Thermal Detection Threshold 2 0b = No interrupt 1b = Interrupt                          |
| 6   | IR_TDTH1  | R    | 0h    | Thermal Detection Threshold 1 0b = No interrupt 1b = Interrupt                          |
| 5   | IR_PVBT   | R    | 0h    | Interrupt due to PVDD-VBAT1S going below the threshold 0b = No interrupt 1b = Interrupt |
| 4   | IR_BOPA   | R    | 0h    | BOP active flag 0b = No interrupt 1b = Interrupt  |
| 3   | IR_BOPL3A | R    | 0h    | BOP level 3 detected sticky 0b = No interrupt 1b = Interrupt                            |
| 2   | IR_BOPL2A | R    | 0h    | BOP level 2 detected sticky 0b = No interrupt 1b = Interrupt                            |
| 1   | IR_BOPL1A | R    | 0h    | BOP level 1 detected sticky 0b = No interrupt 1b = Interrupt                            |

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback



# Table 8-80. Latched Interrupt Readback 3- Latched Interrupt readback. Field Descriptions (continued)

| Bit | Field     | Туре | Reset | Description                 |
|-----|-----------|------|-------|-----------------------------|
| 0   | IR_BOPL0A | R    | 0h    | BOP level 0 detected sticky |
|     |           |      |       | 0b = No interrupt           |
|     |           |      |       | 1b = Interrupt              |

### 8.9.79 INT\_LTCH4 (page=0x00 address=0x51) [reset=00h]

Latched interrupt read-back.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-81. Latched Interrupt Readback 8- Latched Interrupt readback. Field Descriptions

| Bit | Field      | Туре | Reset | Description  |
|-----|------------|------|-------|--|
| 7-3 | Reserved   | R    | 0h    | Reserved   |
| 2   | IR_TDMCEIR | R    | 0h    | TDM clock error type = Invalid SBCLK ratio or FS rate 0b = Not detected during TDM clock error 1b = detected during TDM clock error    |
| 1   | IR_TDMCEFC | R    | 0h    | TDM clock error type = FS changed on the fly 0b = detected during TDM clock error 1b = Not detected during TDM clock error             |
| 0   | IR_TDMCERC | R    | Oh    | TDM clock error type = SBCLK FS ratio changed on the fly 0b = Not detected during TDM clock error 1b = detected during TDM clock error |

#### 8.9.80 VBAT\_MSB (page=0x00 address=0x52) [reset=00h]

SAR ADC VBAT1S conversion.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-82. SAR VBAT1S Field Descriptions

| Bit I | Field            | Туре | Reset | Description   |
|-------|------------------|------|-------|---|
| 7-0   | VBAT1S_CNV[11:4] | R    |       | Returns SAR ADC VBAT1S conversio:<br>VBAT1S=[hex2dec(VBAT1S CNV<11:0>)]/128 |

#### 8.9.81 VBAT\_LSB (page=0x00 address=0x53) [reset=00h]

SAR ADC VBAT1S conversion.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-83. SAR VBAT1S Field Descriptions

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-4 | VBAT1S_CNV[3:0] | R    | 1     | Returns SAR ADC VBAT1S conversio:<br>VBAT1S=[hex2dec(VBAT1S_CNV<11:0>)]/128 |
| 3-0 | Reserved        | R    | 0h    | Reserved  |

#### 8.9.82 PVDD\_MSB (page=0x00 address=0x54) [reset=00h]

SAR ADC PVDD conversion.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-84. SAR PVDD Field Descriptions**

| Bit | Field          | Туре | Reset | Description   |
|-----|----------------|------|-------|---|
| 7-0 | PVDD_CNV[11:4] | R    |       | Returns SAR ADC PVDD conversio:<br>PVDD=[hex2dec(PVDD_CNV<11:0>)]/128 |



# 8.9.83 PVDD\_LSB (page=0x00 address=0x55) [reset=00h]

SAR ADC PVDD conversion.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-85. SAR PVDD Field Descriptions

| Bit | Field         | Туре | Reset | Description   |
|-----|---------------|------|-------|---|
| 7-4 | PVDD_CNV[3:0] | R    | -     | Returns SAR ADC PVDD conversio:<br>PVDD=[hex2dec(PVDD_CNV<11:0>)]/128 |
| 3-0 | Reserved      | R    | 0h    | Reserved  |

### 8.9.84 TEMP (page=0x00 address=0x56) [reset=00h]

SAR ADC Temp conversion.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-86. SAR ADC Conversion Field Descriptions**

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 7-0 | TMP_CNV[7:0] | R    | -     | Returns SAR ADC temp sensor conversion:<br>TEMP( <sup>0</sup> C)=[hex2dec(TEMP_CNV(7:0)]-93 |

### 8.9.85 INT\_CLK\_CFG (page=0x00 address=0x5C) [reset=19h]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-87. Clock Settings and IRQZ pin Field Descriptions

| Bit | Field               | Туре | Reset | Description  |
|-----|---------------------|------|-------|--|
| 7   | CLK_ERR_PWR_EN      | RW   | 0h    | Clock based device power up/power down feature enable 0b = Enable clk halt detection after clock error detection 1b = Disable clock halt detection, after clock error is detected  |
| 6   | DIS_CLK_HALT        | RW   | 0h    | Clock halt timer enable 0b = Feature disabled 1b = Feature enabled   |
| 5-3 | CLK_HALT_TIMER[2:0] | RW   | 3h    | Clock halt timer values 0b = 820us 1b = 3.27ms 2b = 26.21ms 3b = 52.42ms 4b = 104.85ms 5b = 209.71ms 6b = 419.43ms 7b = 838.86ms   |
| 2   | IRQZ_CLR            | RW   | 0h    | Clear INT_LATCH registers 0b = Don't clear 1b = Clear (self clearing bit)  |
| 1-0 | IRQZ_PIN_CFG[1:0]   | RW   | 1h    | IRQZ interrupt configuration. IRQZ will assert 00b = on any unmasked live interrupts 01b = on any unmasked latched interrupts 10b = for 2-4ms one time on any unmasked live interrupt event 11b = for 2-4ms every 4ms on any unmasked latched interrupts |

Product Folder Links: TAS2764

#### 8.9.86 MISC\_CFG3 (page=0x00 address=0x5D) [reset=80h]

Sets IRQZ pin active state.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



**Table 8-88. Misc Configuration 3 Field Descriptions** 

| Bit | Field       | Туре | Reset | Description   |
|-----|-------------|------|-------|---|
| 7   | IRQZ_POL    | RW   | 1h    | IRQZ pin polarity for interrupt.  0b = Active high (IRQ)  1b = Active low (IRQZ)  |
| 6-4 | Reserved    | RW   | 0h    | Reserved  |
| 3-2 | YB_BOP_CTRL | RW   | Oh    | This register selects on which BOP level, Y-bridge and BYP_EN pad need to shift to PVDD when PVDD_SELECTION = 0.  0h = shift to PVDD when BOP LVL0 is detected 1h = shift to PVDD when BOP LVL1 or LVL0 is detected 2h = shift to PVDD when BOP LVL2 or LVL1 or LVL0 is detected 3h = shift to PVDD when BOP LVL3 or LVL2 or LVL1 or LVL0 is detected |
| 1-0 | Reserved    | RW   | 0h    | Reserved  |

### 8.9.87 CLOCK\_CFG (page=0x00 address=0x60) [reset=0Dh]

Overdrive audio configuration and sets the clocking ratio.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-89. Clock Ratio Field Descriptions

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-6 | Reserved        | R    | 0h    | Reserved  |
| 5-2 | SAMP_RATIO[3:0] | RW   | 3h    | SBCLK to FS ratio when AUTO_RATE=1 (disabled)  00h = 16  01h = 24  02h = 32  03h = 48  04h = 64  05h = 96  06h = 128  07h = 192  08h = 256  09h = 384  0Ah = 512  0Bh = 125  0Ch = 250  0Dh = 500  0Eh-0Fh = Reserved |
| 1-0 | Reserved        | RW   | 1h    | Reserved  |

### 8.9.88 IDLE\_IND (page=0x00 address=0x63) [reset=48]

Idle channel current optimization.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-90. Idle Power vs Inductor Descriptions

| Bit | Field    | Туре | Reset | Description  |
|-----|----------|------|-------|--|
| 7   | IDLE_IND | RW   |       | Idle channel Class D output current optimization 0b = Used for inductors 15uH and higher 1b = Used for 5uH inductors |
| 6-0 | Reserved | RW   | 48h   | Reserved   |

### 8.9.89 MISC\_CFG4 (page=0x00 address=0x65) [reset=08]

Idle channel current optimization.

Submit Document Feedback

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



Table 8-91. MISC\_CFG4 Register Descriptions

|     | Tubic 0-51. Miloo_of 04 Register Descriptions |      |       |  |  |  |  |  |
|-----|---|------|-------|--|--|--|--|--|
| Bit | Field   | Туре | Reset | Description  |  |  |  |  |
| 7-4 | Reserved                                      | RW   | 0h    | Reserved   |  |  |  |  |
| 3   | LDG_CLK                                       | RW   | 1h    | Clock source for load diagnostic 0b = External TDM 1b = Internal oscillator  |  |  |  |  |
| 2-1 | LDG_IVSNS_AVG                                 |      | 0h    | Duration on averaging on V/I data  0h = 5ms  1h = 10ms  2h = 50ms  3h =100ms |  |  |  |  |
| 0   | Reserved                                      | RW   | 0h    | Reserved   |  |  |  |  |

## 8.9.90 TG\_CFG0 (page=0x00 address=0x67) [reset=00h]

Idle channel hysteresis timer.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 8-92. Tone Generator Field Descriptions**

| Bit | Field                | Туре | Reset | Description  |
|-----|----------------------|------|-------|--|
| 7-2 | Reserved             | R    | 0h    | Reserved   |
| 1-0 | ID_CH_HYST_TIME[1:0] | RW   | 0h    | Idle channel hysteresis timer.  00h = 50ms  01h = 100 ms  02h = 200ms  03h = 1000 ms |

## 8.9.91 CLK\_CFG (page=0x00 address=0x68) [reset=7Fh]

Detected audio configuration.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 8-93. Detect Audio Clock Field Descriptions**

| Bit | Field         | Туре | Reset | Description  |
|-----|---------------|------|-------|--|
| 7   | Reserved      | R    | 0h    | Reserved   |
| 6-3 | FS_RATIO[3:0] | R    | Fh    | Detected SBCLK to FSYNC ratio.  00h = 16  01h = 24  02h = 32  03h = 48  04h = 64  05h = 96  06h = 128  07h = 192  08h = 256  09h = 384  0Ah = 512  0Bh = 125  0Ch = 250  0Dh = 500  0Eh = Reserved  0F = Invalid ratio |



## Table 8-93. Detect Audio Clock Field Descriptions (continued)

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 2-0 | FS_RATE[2:0] | R    | 7h    | Detected sample rate of TDM bus.  000b = Reserved  001b = Reserved  010b = Reserved  011b = Reserved  100b = 44.1/48 KHz  101b = 88.2/96 kHz  110b = Reserved  111b = Error condition |

## 8.9.92 LV\_EN\_CFG (page=0x00 address=0x6A) [reset=12h]

Class-D and LVS delays.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 8-94. Class-D and LVS Delay Field Descriptions

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 7-6 | CDS_DLY[1:0] | RW   | Oh    | Delay (1/f <sub>s</sub> ) of the Class-D Y-bridge switching with respect to the input signal 00b = 8.1(NG enabled,48ksps), 6.1(NG disabled,48ksps) 00b = 12.6(NG enabled,96ksps), 9.6(NG disabled,96ksps) 01b = 7.1(NG enabled,48ksps), 5.1(NG disabled,48ksps), 01b = 10.6(NG enabled,96ksps), 7.6(NG disabled,96ksps) 10b = 6.1(NG enabled,48ksps), 4.1(NG disabled,48ksps) 10b = 8.5(NG enabled,96ksps), 5.6(NG disabled,96ksps) 11b = 5.6(NG enabled,48ksps), 3.6(NG disabled,48ksps) 11b = 7.6(NG enabled,96ksps), 4.6(NG disabled,96ksps) |
| 5-4 | LVS_DLY[1:0] | RW   | 1h    | Delay (1/f <sub>s</sub> ) of the BYP_EN signaling with respect to the input signal 00b = 7.8(NG enabled,48ksps), 5.8(NG disabled,48ksps) 00b = 12.1(NG enabled,96ksps), 9.1(NG disabled,96ksps) 01b = 6.8(NG enabled,48ksps), 4.8(NG disabled,48ksps), 01b = 10.1(NG enabled,96ksps), 7.1(NG disabled,96ksps) 10b = 5.8(NG enabled,48ksps), 3.8(NG disabled,48ksps) 10b = 8.1(NG enabled,96ksps), 5.1(NG disabled,96ksps) 11b = 5.1(NG enabled,48ksps), 3.1(NG disabled,48ksps) 11b = 6.6(NG enabled,96ksps), 3.6(NG disabled,96ksps)           |
| 3-0 | LVS_RTH[3:0] | RW   | 2h    | Relative threshold for Low-Voltage Signaling. Headroom is from current VBAT1S voltage.  00h = 0.5V  01h = 0.6V  02h = 0.7V   0Eh = 1.9 V  0Fh = 2 V   |

## 8.9.93 NG\_CFG2 (page=0x00 address=0x6B) [reset=01h]

VBAT1S conversion and Noise Gate enable fine resolution.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 8-95. VBAT1S ADC and Noise Gate Field Descriptions

| Bit | Field               | Туре | Reset | Description  |
|-----|---------------------|------|-------|--|
| 7   | Reserved            | R    | 0h    | Reserved   |
| 6   | CONV_VBAT_PVDD_MODE | RW   | 0h    | Convert the VBAT1S in PVDD Only Mode 0b=No VBAT1S conversion 1b=VBAT1S conversion will show the value of internal LDO supplying VBAT1S pin |
| 5-3 | Reserved            | RW   | 0h    | Reserved   |



## Table 8-95. VBAT1S ADC and Noise Gate Field Descriptions (continued)

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---|
| 2   | NGFR_EN  | RW   |       | Noise-gate fine resolution register mode 0b = Disabled 1b = Enabled |
| 1-0 | Reserved | RW   | 1h    | Reserved  |

### 8.9.94 NG\_CFG3 (page=0x00 address=0x6C) [reset=00h]

Noise gate fine resolution threshold level.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-96. Noise Gate 3 Field Descriptions

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-0 | NGFR_LVL[23:16] | RW   | 0h    | Noise Gate Th [23:16] bits : Formula = 10^(dbFS value)/<br>20)*2^23 |

## 8.9.95 NG\_CFG4 (page=0x00 address=0x6D) [reset=00h]

Noise gate fine resolution threshold level.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-97. Noise Gate 4 Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-0 | NGFR_LVL[15:8] | RW   | 0h    | Noise Gate Th [15:8] bits : Formula = 10^(dbFS value)/20)*2^23 |

## 8.9.96 NG\_CFG5 (page=0x00 address=0x6E) [reset=1Ah]

Noise gate fine resolution threshold level.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-98. Noise Gate 5 Field Descriptions

|   | Bit | Field         | Туре |     | Description   |
|---|-----|---------------|------|-----|---|
| Ī | 7-0 | NGFR_LVL[7:0] | RW   | 1Ah | Noise Gate Th [7:0] bits : Formula = 10^(dbFS value)/20)*2^23 |

#### 8.9.97 NG\_CFG6 (page=0x00 address=0x6F) [reset=00h]

Noise gate fine resolution hysteresis.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-99. Noise Gate 6 Field Descriptions

| Bit | Field             | Туре | Reset | Description                       |
|-----|-------------------|------|-------|-----------------------------------|
| 7-0 | NGFR_HYST[18:11]  | RW   | 0h    | Noise Gate Hyst Timer : Formula = |
| 1-0 | NGIT_ITTOT[10.11] | 1000 |       | dec2bin(Time(ms)*FS_RATE,19)      |

### 8.9.98 NG\_CFG7 (page=0x00 address=0x70) [reset=96h]

Noise gate fine resolution hysteresis.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-100. Noise Gate 7 Field Descriptions**

| Bit | Field           | Туре | Reset | Description  |
|-----|-----------------|------|-------|--|
| 7-0 | NGFR_HYST[10:3] | RW   |       | Noise Gate Hyst Timer : Formula = dec2bin(Time(ms)*FS_RATE,19) |



## 8.9.99 PVDD\_UVLO (page=0x00 address=0x71) [reset=00h]

PVDD UVLO threshold.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 8-101. PVDD UVLO Field Descriptions

| Bit | Field             | Туре | Reset | Description   |
|-----|-------------------|------|-------|---|
| 7-6 | Reserved          | RW   | 00h   | Reserved  |
| 5-0 | PVDD_UVLO_TH[5:0] | RW   |       | PVDD UVLO Thresholds.<br>00h = 2.2V<br>01h = 2.419V<br>02h = 2.638V<br> |

## 8.9.100 DAC\_MOD\_RST (page=0x00 address=0x76) [reset=02h]

#### Table 8-102. DAC Modulator Reset when DSP is OFF

| Bit | Field        | Туре | Reset     | Description  |
|-----|--------------|------|-----------|--|
| 7-2 | Reserved     | R    | 6'b000000 | Reserved   |
| 1   | DIS_DMOD_RST | RW   | 1'b1      | Reset of DAC Modulator when DSP is OFF:  0= Enable reset of DAC Modulator when DSP is OFF  1= Disable reset of DAC Modulator when DSP is OFF |
| 0   | Reserved     | R    | 1'b0      | Reserved   |

## 8.9.101 REV\_ID (page=0x00 address=0x7D) [reset=30h]

Returns revision and PG ID.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 8-103. Revision and PG ID Field Descriptions

| Bit | Field       | Туре | Reset | Description              |
|-----|-------------|------|-------|--------------------------|
| 7-4 | REV_ID[3:0] | R    | 3h    | Returns the revision ID. |
| 3-0 | PG_ID[3:0]  | R    | 0h    | Returns the PG ID.       |

## 8.9.102 I2C\_CKSUM (page=0x00 address=0x7E) [reset=00h]

Returns I<sup>2</sup>C checksum.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-104. I<sup>2</sup>C Checksum Field Descriptions

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-0 | I2C_CKSUM[7:0] | RW   |       | Returns I2C checksum. Writing to this register will reset the checksum to the written value. This register is updated on writes to other registers on all books and pages. |

#### 8.9.103 BOOK (page=0x00 address=0x7F) [reset=00h]

Device's memory map is divided into pages and books. This register sets the book.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Submit Document Feedback



### **Table 8-105. Device Book Field Descriptions**

| Bit | Field     | Туре | Reset | Description  |
|-----|-----------|------|-------|--|
| 7-0 | BOOK[7:0] | RW   |       | Sets the device book.  00h = Book 0  01h = Book 1   FFh = Book 255 |

### 8.9.104 LSR (page=0x01 address=0x19) [reset=40h]

#### Table 8-106. Modulation

| Bit | Field    | Туре | Reset | Description   |
|-----|----------|------|-------|---------------|
| 7   | Reserved | R    | 0b    | Reserved      |
| 6   | EN_LLSR  | RW   | 1b    | Modulation    |
|     |          |      |       | 0b=LSR        |
|     |          |      |       | 1b=Linear LSR |
| 5-0 | Reserved | R    | 0h    | Reserved      |

## 8.9.105 SDOUT\_HIZ\_1 (page=0x01 address=0x3D) [reset=00h]

Force "0" Output Control for Slots

## Table 8-107. SDOUT Forced 1 Field Descriptions

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-0 | SDOUT_HIZ1[7:0] | RW   |       | Force '0' output control for slots 7 down to 0. This register to be programmed as zero in case the slot is not valid as per valid FSRATIO |

## 8.9.106 SDOUT\_HIZ\_2 (page=0x01 address=0x3E) [reset=00h]

Force "0" Output Control for Slots

### Table 8-108. SDOUT Forced 2 Field Descriptions

| Bit | Field           | Туре | Reset | Description  |
|-----|-----------------|------|-------|--|
| 7-0 | SDOUT_HIZ2[7:0] | RW   | 0h    | Force '0' output control for slots 15 down to 8. This register to be programmed as zero in case the slot is not valid as per valid FSRATIO |

## 8.9.107 SDOUT\_HIZ\_3 (page=0x01 address=0x3F) [reset=00h]

Force "0" Output Control for Slots

## Table 8-109. SDOUT Forced 3 Field Descriptions

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-0 | SDOUT_HIZ3[7:0] | RW   |       | Force '0' output control for slots 23 down to 16. This register to be programmed as zero in case the slot is not valid as per valid FSRATIO |

## 8.9.108 SDOUT\_HIZ\_4 (page=0x01 address=0x40) [reset=00h]

Force "0" Output Control for Slots

#### Table 8-110. SDOUT Forced 4 Field Descriptions

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-0 | SDOUT_HIZ4[7:0] | RW   |       | Force '0' output control for slots 31 down to 24. This register to be programmed as zero in case the slot is not valid as per valid FSRATIO |



## 8.9.109 SDOUT\_HIZ\_5 (page=0x01 address=0x41) [reset=00h]

Force "0" Output Control for Slots

### Table 8-111. SDOUT Forced 5 Field Descriptions

| E | Bit | Field           | Туре | Reset | Description   |
|---|-----|-----------------|------|-------|---|
| 7 | 7-0 | SDOUT_HIZ5[7:0] | RW   |       | Force '0' output control for slots 39 down to 32. This register to be programmed as zero in case the slot is not valid as per valid FSRATIO |

### 8.9.110 SDOUT\_HIZ\_6 (page=0x01 address=0x42) [reset=00h]

Force "0" Output Control for Slots

#### Table 8-112. SDOUT Forced 6 Field Descriptions

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-0 | SDOUT_HIZ6[7:0] | RW   |       | Force '0' output control for slots 47 down to 40. This register to be programmed as zero in case the slot is not valid as per valid FSRATIO |

### 8.9.111 SDOUT\_HIZ\_7 (page=0x01 address=0x43) [reset=00h]

Force "0" Output Control for Slots

### Table 8-113. SDOUT Forced 7 Field Descriptions

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-0 | SDOUT_HIZ7[7:0] | RW   |       | Force '0' output control for slots 55 down to 48. This register to be programmed as zero in case the slot is not valid as per valid FSRATIO |

## 8.9.112 SDOUT\_HIZ\_8 (page=0x01 address=0x44) [reset=00h]

Force "0" Output Control for Slots

### **Table 8-114. SDOUT Forced 8 Field Descriptions**

| Bit | Field           | Туре | Reset | Description   |
|-----|-----------------|------|-------|---|
| 7-0 | SDOUT_HIZ8[7:0] | RW   |       | Force '0' output control for slots 63 down to 56. This register to be programmed as zero in case the slot is not valid as per valid FSRATIO |

### 8.9.113 SDOUT\_HIZ\_9 (page=0x01 address=0x45) [reset=00h]

Control Over Force "0" to Slots

### Table 8-115. SDOUT Forced 9 Field Descriptions

| Bit | Field                | Туре | Reset | Description   |
|-----|----------------------|------|-------|---|
| 7   | SDOUT_FORCE_0_CNT_EN | RW   | Oh    | Control over sending "0" to un-used slots 0b = All unused slots will have 'Hi-Z' transmitted 1b = Unused slots can transmit '0' base on programming in registers 0x44 to 0x3D |
| 6-0 | Reserved             | RW   | 0h    | Reserved  |

## 8.9.114 DG\_DC\_VAL1 (page=0x04 address=0x08) [reset=40h]

Programmable Diagnostic bits for a **DC\_VAL** (dBFS) desired level.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



Table 8-116. DG bits for DC Level Field Descriptions

| Bit | Field             | Туре | Reset | Description                             |
|-----|-------------------|------|-------|---|
| 7-0 | DG_DC_VAL [31:24] | RW   | 40h   | dec2hex{256*round[10^(DC_VAL/20)*2^23]} |

### 8.9.115 DG\_DC\_VAL2 (page=0x04 address=0x09) [reset=26h]

Programmable Diagnostic bits for a **DC\_VAL** (dBFS) desired level.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-117. DG bits for DC Level Field Descriptions

| Bit | Field             | Туре | Reset | Description                             |
|-----|-------------------|------|-------|---|
| 7-0 | DG_DC_VAL [23:16] | RW   | 26h   | dec2hex{256*round[10^(DC_VAL/20)*2^23]} |

### 8.9.116 DG\_DC\_VAL3 (page=0x04 address=0x0A) [reset=40h]

Programmable Diagnostic bits for a DC\_VAL (dBFS) desired level.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-118. DG bits for DC Level Field Descriptions

| Bit | Field            | Туре | Reset | Description                             |
|-----|------------------|------|-------|---|
| 7-0 | DG_DC_VAL [15:8] | RW   | 40h   | dec2hex{256*round[10^(DC_VAL/20)*2^23]} |

### 8.9.117 DC\_DG\_VAL4 (page=0x04 address=0x0B) [reset=00h]

Programmable Diagnostic bits for a DC\_VAL (dBFS) desired level.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-119, DG bits for DC Level Field Descriptions

| _ |     |                 |      |       |   |
|---|-----|-----------------|------|-------|---|
|   | Bit | Field           | Туре | Reset | Description                             |
|   | 7-0 | DG_DC_VAL [7:0] | RW   | 00h   | dec2hex{256*round[10^(DC_VAL/20)*2^23]} |

### 8.9.118 LIM\_TH\_MAX1 (page=0x04 address=0x0C) [reset=68h]

Programmable bits to set limiter maximum threshold to a **LIM TH MAX** (V).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-120. Limiter Configuration Field Descriptions

| Bit | Field             | Туре | Reset | Description                                   |
|-----|-------------------|------|-------|---|
| 7-0 | LIM_TH_MAX[31:24] | RW   | 68h   | dec2hex{256*round [ <b>LIM_TH_MAX</b> *2^19]} |

#### 8.9.119 LIM\_TH\_MAX2 (page=0x04 address=0x0D) [reset=00h]

Programmable bits to set limiter maximum threshold to a **LIM\_TH\_MAX** (V).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-121. Limiter Configuration Field Descriptions**

| Bit | Field             | Туре | Reset | Description                          |
|-----|-------------------|------|-------|--------------------------------------|
| 7-0 | LIM_TH_MAX[23:16] | RW   | 00h   | dec2hex{256*round [LIM_TH_MAX*2^19]} |

Product Folder Links: TAS2764

### 8.9.120 LIM\_TH\_MAX3 (page=0x04 address=0x0E) [reset=00h]

Programmable bits to set limiter maximum threshold to a **LIM\_TH\_MAX** (V).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



**Table 8-122. Limiter Configuration Field Descriptions** 

| Bit | Field            | Туре | Reset | Description                                   |
|-----|------------------|------|-------|---|
| 7-0 | LIM_TH_MAX[15:8] | RW   | 00h   | dec2hex{256*round [ <b>LIM_TH_MAX</b> *2^19]} |

#### 8.9.121 LIM\_TH\_MAX4 (page=0x04 address=0x0F) [reset=00h]

Programmable bits to set limiter maximum threshold to a LIM\_TH\_MAX (V).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-123. Bits Programmed Field Descriptions

| Bit | Field           | Туре | Reset | Description                          |
|-----|-----------------|------|-------|--------------------------------------|
| 7-0 | LIM_TH_MAX[7:0] | RW   | 00h   | dec2hex{256*round [LIM_TH_MAX*2^19]} |

### 8.9.122 LIM\_TH\_MIN1 (page=0x04 address=0x10) [reset=28h]

Sets limiter minimum threshold to a LIM\_TH\_MIN (V) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-124. Limiter Configuration Field Descriptions**

|   | Bit | Field             | Туре | Reset | Description                          |
|---|-----|-------------------|------|-------|--------------------------------------|
| 1 | 7-0 | LIM_TH_MIN[31:24] | RW   | 28h   | dec2hex{256*round [LIM_TH_MIN*2^19]} |

## 8.9.123 LIM\_TH\_MIN2 (page=0x04 address=0x11) [reset=00h]

Sets limiter minimum threshold to a LIM\_TH\_MIN (V) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-125. Limiter Configuration Field Descriptions**

| Bit | Field             | Туре | Reset | Description                          |
|-----|-------------------|------|-------|--------------------------------------|
| 7-0 | LIM_TH_MIN[23:16] | RW   | 00h   | dec2hex{256*round [LIM_TH_MIN*2^19]} |

### 8.9.124 LIM\_TH\_MIN3 (page=0x04 address=0x12) [reset=00h]

Sets limiter minimum threshold to a **LIM TH MIN** (V) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-126. Limiter Configuration Field Descriptions

| Bit | Field            | Туре | Reset | Description                                   |
|-----|------------------|------|-------|---|
| 7-0 | LIM_TH_MIN[15:8] | RW   | 00h   | dec2hex{256*round [ <b>LIM_TH_MIN</b> *2^19]} |

#### 8.9.125 LIM\_TH\_MIN4 (page=0x04 address=0x13) [reset=00h]

Sets limiter minimum threshold to a **LIM\_TH\_MIN** (V) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-127. Limiter Configuration Bits Field Descriptions

| Bit | Field           | Туре | Reset | Description                                   |
|-----|-----------------|------|-------|---|
| 7-0 | LIM_TH_MIN[7:0] | RW   | 0h    | dec2hex{256*round [ <b>LIM_TH_MIN</b> *2^19]} |

### 8.9.126 LIM\_INF\_PT1 (page=0x04 address=0x14) [reset=56h]

Sets limiter inflection point to a value of LIM\_INF\_PT (V).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Submit Document Feedback



**Table 8-128. Limiter Configuration Field Descriptions** 

| Bit | Field             | Туре | Reset | Description                          |
|-----|-------------------|------|-------|--------------------------------------|
| 7-0 | LIM_INF_PT[31:24] | RW   | 56h   | dec2hex{256*round [LIM_INF_PT*2^19]} |

#### 8.9.127 LIM\_INF\_PT2 (page=0x04 address=0x15) [reset=66h]

Sets limiter inflection point to a value of LIM\_INF\_PT (V).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-129. Limiter Configuration Field Descriptions**

| Bit | Field             | Туре | Reset | Description                                   |
|-----|-------------------|------|-------|---|
| 7-0 | LIM_INF_PT[23:16] | RW   | 66h   | dec2hex{256*round [ <b>LIM_INF_PT</b> *2^19]} |

### 8.9.128 LIM\_INF\_PT3 (page=0x04 address=0x16) [reset=66h]

Sets limiter inflection point to a value of LIM\_INF\_PT (V).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-130. Limiter Configuration Field Descriptions**

| Bit | Field            | Туре | Reset | Description                                   |
|-----|------------------|------|-------|---|
| 7-0 | LIM_INF_PT[15:8] | RW   | 66h   | dec2hex{256*round [ <b>LIM_INF_PT</b> *2^19]} |

### 8.9.129 LIM\_INF\_PT4 (page=0x04 address=0x17) [reset=00h]

Sets limiter inflection point to a value of LIM\_INF\_PT (V).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-131. Limiter Configuration Field Descriptions**

| Bit | Field           | Туре | Reset | Description                          |
|-----|-----------------|------|-------|--------------------------------------|
| 7-0 | LIM_INF_PT[7:0] | RW   | 0h    | dec2hex{256*round [LIM_INF_PT*2^19]} |

### 8.9.130 LIM\_SLOPE1 (page=0x04 address=0x18) [reset=10h]

Sets limiter slope to a LIM\_SLOPE (V) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-132. Limiter Configuration Slope Field Descriptions

| Bit | Field            | Туре | Reset | Description                         |
|-----|------------------|------|-------|-------------------------------------|
| 7-0 | LIM_SLOPE[31:24] | RW   | 10h   | dec2hex{256*round [LIM_SLOPE*2^20]} |

### 8.9.131 LIM\_SLOPE2 (page=0x04 address=0x19) [reset=00h]

Sets limiter slope to a **LIM\_SLOPE** (V) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-133. Limiter Configuration Slope Field Descriptions

| Bit | Field            | Туре | Reset | Description                         |
|-----|------------------|------|-------|-------------------------------------|
| 7-0 | LIM_SLOPE[23:16] | RW   | 00h   | dec2hex{256*round [LIM_SLOPE*2^20]} |

Product Folder Links: TAS2764

### 8.9.132 LIM\_SLOPE3 (page=0x04 address=0x1A) [reset=00h]

Sets limiter slope to a **LIM\_SLOPE** (V) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



**Table 8-134. Limiter Configuration Slope Field Descriptions** 

| Bit | Field           | Туре | Reset | Description                         |
|-----|-----------------|------|-------|-------------------------------------|
| 7-0 | LIM_SLOPE[15:8] | RW   | 00h   | dec2hex{256*round [LIM_SLOPE*2^20]} |

#### 8.9.133 LIM\_SLOPE4 (page=0x04 address=0x1B) [reset=00h]

Sets limiter slope to a LIM\_SLOPE (V) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-135. Limiter Configuration Slope Bits Field Descriptions

| Bit | Field          | Туре | Reset | Description                         |
|-----|----------------|------|-------|-------------------------------------|
| 7-0 | LIM_SLOPE[7:0] | RW   | 00h   | dec2hex{256*round [LIM_SLOPE*2^20]} |

## 8.9.134 TF\_HLD1 (page=0x04 address=0x1C) [reset=00h]

Thermal fold-back hold count set to a TF\_HLD (s) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-136. TFB Hold Field Descriptions

| Bit | Field               | Туре | Reset | Description                                |
|-----|---------------------|------|-------|--|
| 7-0 | TF_ HOLD_CNT[31:24] | RW   | 00h   | dec2hex [256*round ( <b>TF_HLD</b> *9600)] |

### 8.9.135 TF\_HLD2 (page=0x04 address=0x1D) [reset=00h]

Thermal fold-back hold count set to a TF\_HLD (s) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-137. TFB Hold Field Descriptions**

| Bit | Field             | Туре | Reset | Description                                |
|-----|-------------------|------|-------|--|
| 7-0 | TF_HOLD_CNT23:16] | RW   | 00h   | dec2hex [256*round ( <b>TF_HLD</b> *9600)] |

### 8.9.136 TF\_HLD3 (page=0x04 address=0x1E) [reset=E8h]

Thermal fold-back hold count set to a TF HLD (s) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-138. TFB Hold Field Descriptions

| Bit | Field             | Туре | Reset | Description                                |
|-----|-------------------|------|-------|--|
| 7-0 | TF_HOLD_CNT[15:8] | RW   | E8h   | dec2hex [256*round ( <b>TF_HLD</b> *9600)] |

#### 8.9.137 TF\_HLD4 (page=0x04 address=0x1F) [reset=00h]

Thermal fold-back hold count set to a **TF\_HLD** (s) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-139. TFB Hold Bits Field Descriptions

| Bit | Field            | Туре | Reset | Description                       |
|-----|------------------|------|-------|-----------------------------------|
| 7-0 | TF_HOLD_CNT[7:0] | RW   | 00h   | dec2hex [256*round (TF_HLD*9600)] |

### 8.9.138 TF\_RLS1 (page=0x04 address=0x20) [reset=40h]

Thermal fold-back limiter release rate set to a value TF\_RLS (dB/100us).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Submit Document Feedback



### Table 8-140. TFB Rate Field Descriptions

| Bit | Field              | Туре | Reset | Description                                      |
|-----|--------------------|------|-------|--|
| 7-0 | TF_REL_RATE[31:24] | RW   | 40h   | dec2hex{256*round[10^( <b>TF_RLS</b> /20)*2^22]} |

### 8.9.139 TF\_RLS2 (page=0x04 address=0x21) [reset=12h]

Thermal fold-back limiter release rate set to a value TF\_RLS (dB/100us).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-141. TFB Rate Field Descriptions**

| Bit | Field              | Туре | Reset | Description                                      |
|-----|--------------------|------|-------|--|
| 7-0 | TF_REL_RATE[23:16] | RW   | 12h   | dec2hex{256*round[10^( <b>TF_RLS</b> /20)*2^22]} |

### 8.9.140 TF\_RLS3 (page=0x04 address=0x22) [reset=E0h]

Thermal fold-back limiter release rate set to a value TF\_RLS (dB/100us).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-142. TFB Rate Field Descriptions

| Bit | Field             | Туре | Reset | Description                             |
|-----|-------------------|------|-------|---|
| 7-0 | TF_REL_RATE[15:8] | RW   | E0h   | dec2hex{256*round[10^(TF_RLS/20)*2^22]} |

## 8.9.141 TF\_RLS4 (page=0x04 address=0x23) [reset=00h]

Thermal fold-back limiter release rate set to a value TF\_RLS (dB/100us).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-143. TFB Rate Bits Field Descriptions

| Bit | Field            | Туре | Reset | Description                                      |
|-----|------------------|------|-------|--|
| 7-0 | TF_REL_RATE[7:0] | RW   | 0h    | dec2hex{256*round[10^( <b>TF_RLS</b> /20)*2^22]} |

### 8.9.142 TF\_SLOPE1 (page=0x04 address=0x24) [reset=04h]

Thermal fold-back limiter attenuation slope set to a value **TF SLOPE** (V/<sup>0</sup>C).

Input level is assumed 0dB and gain is 21dB. Extra 3dB (from 24dB) is due to rms to peak conversion.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-144. TFB Limiter Slope Field Descriptions**

| Bit | Field          | Туре | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-0 | TF_LIMS[31:24] | RW   | 04h   | dec2hex {256*round[ <b>TF_SLOPE</b> /10^(24/20)]*2^23} |

### 8.9.143 TF\_SLOPE2 (page=0x04 address=0x25) [reset=08h]

Thermal fold-back limiter attenuation slope set to a value **TF\_SLOPE** ( $V/^{0}C$ ).

Input level is assumed 0dB and gain is 21dB. Extra 3dB (from 24dB) is due to rms to peak conversion.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 8-145. TFB Limiter Slope Field Descriptions**

| Bit | t   | Field          | Туре | Reset | Description  |
|-----|-----|----------------|------|-------|--|
| 7-0 | ) . | TF_LIMS[23:16] | RW   | 08h   | dec2hex {256*round[ <b>TF_SLOPE</b> /10^(24/20)]*2^23} |

Product Folder Links: TAS2764



## 8.9.144 TF\_SLOPE3 (page=0x04 address=0x26) [reset=89h]

Thermal fold-back limiter attenuation slope set to a value **TF\_SLOPE** (V/<sup>0</sup>C).

Input level is assumed 0dB and gain is 21dB. Extra 3dB (from 24dB) is due to rms to peak conversion.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-146. TFB Limiter Slope Field Descriptions

| Bit | Field         | Туре | Reset | Description  |
|-----|---------------|------|-------|--|
| 7-0 | TF_LIMS[15:8] | RW   | 89h   | dec2hex {256*round[ <b>TF_SLOPE</b> /10^(24/20)]*2^23} |

## 8.9.145 TF\_SLOPE4 (page=0x04 address=0x27) [reset=00h]

Thermal fold-back limiter attenuation slope set to a value **TF\_SLOPE** (V/<sup>0</sup>C).

Input level is assumed 0dB and gain is 21dB. Extra 3dB (from 24dB) is due to rms to peak conversion.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-147. TFB Limiter Slope Bits Field Descriptions

| Bit | Field        | Туре | Reset | Description  |
|-----|--------------|------|-------|--|
| 7-0 | TF_LIMS[7:0] | RW   | 0h    | dec2hex {256*round[ <b>TF_SLOPE</b> /10^(24/20)]*2^23} |

## 8.9.146 TF\_TEMP\_TH1 (page=0x04 address=0x28) [reset=39h]

Thermal fold-back temperature threshold set to **TF\_TEMP** (<sup>0</sup>C) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-148. TFB Temp TH Field Descriptions

| Bit | Field             | Туре | Reset | Description                                 |
|-----|-------------------|------|-------|---|
| 7-0 | TF_TEMP_TH[31:24] | RW   | 39h   | dec2hex{256*round[ <b>TF_TEMP</b> *(2^15)]} |

#### 8.9.147 TF\_TEMP\_TH2 (page=0x04 address=0x29) [reset=80h]

Thermal fold-back temperature threshold set to **TF\_TEMP** (<sup>0</sup>C) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-149. TFB Temp TH Field Descriptions

| Bit | Field             | Туре | Reset | Description                                 |
|-----|-------------------|------|-------|---|
| 7-0 | TF_TEMP_TH[23:16] | RW   | 80h   | dec2hex{256*round[ <b>TF_TEMP</b> *(2^15)]} |

## 8.9.148 TF\_TEMP\_TH3 (page=0x04 address=0x2A) [reset=00h]

Thermal fold-back temperature threshold set to **TF\_TEMP** (<sup>0</sup>C) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-150. TFB Temp TH Field Descriptions

| Bit | Field            | Туре | Reset | Description                                 |
|-----|------------------|------|-------|---|
| 7-0 | TF_TEMP_TH[15:8] | RW   | 00h   | dec2hex{256*round[ <b>TF_TEMP</b> *(2^15)]} |

### 8.9.149 TF\_TEMP\_TH4 (page=0x04 address=0x2B) [reset=00h]

Thermal fold-back temperature threshold set to **TF\_TEMP** (<sup>0</sup>C) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Submit Document Feedback



**Table 8-151. TFB Temp TH Field Descriptions** 

| Bit | Field           | Туре | Reset | Description                                 |
|-----|-----------------|------|-------|---|
| 7-0 | TF_TEMP_TH[7:0] | RW   | 00h   | dec2hex{256*round[ <b>TF_TEMP</b> *(2^15)]} |

### 8.9.150 TF\_MAX\_ATTN1 (page=0x04 address=0x2C) [reset=2Dh]

Thermal fold-back maximum gain reduction set to TF\_ATTN (dB) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 8-152. TFB Gain Reduction Field Descriptions**

| Bit | Field              | Туре | Reset | Description                                |
|-----|--------------------|------|-------|--|
| 7-0 | TF_MAX_ATTN[31:24] | RW   | 2Dh   | dec2hex{256*round[10^(-TF_ATTN/20)*2^ 23]} |

### 8.9.151 TF\_MAX\_ATTN2 (page=0x04 address=0x2D) [reset=6Ah]

Thermal fold-back maximum gain reduction set to **TF\_ATTN** (dB) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-153. TFB Gain Reduction Field Descriptions**

| Bit | Field              | Туре | Reset | Description                                |
|-----|--------------------|------|-------|--|
| 7-0 | TF_MAX_ATTN(23:16] | RW   | 6Ah   | dec2hex{256*round[10^(-TF_ATTN/20)*2^ 23]} |

### 8.9.152 TF\_MAX\_ATTN3 (page=0x04 address=0x2E) [reset=86h]

Thermal fold-back maximum gain reduction set to TF\_ATTN (dB) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-154. TFB Gain Reduction Field Descriptions**

| Bit | Field             | Туре | Reset | Description                                |
|-----|-------------------|------|-------|--|
| 7-0 | TF_MAX_ATTN[15:7] | RW   | 86h   | dec2hex{256*round[10^(-TF_ATTN/20)*2^ 23]} |

### 8.9.153 TF\_MAX\_ATTN4 (page=0x04 address=0x2F) [reset=00h]

Thermal fold-back maximum gain reduction set to **TF ATTN** (dB) value.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-155. TFB Gain Reduction Bits Field Descriptions

| Bit | Field            | Туре | Reset | Description                                |
|-----|------------------|------|-------|--|
| 7-0 | TF_MAX_ATTN[7:0] | RW   | 0h    | dec2hex{256*round[10^(-TF_ATTN/20)*2^ 23]} |

#### 8.9.154 LD\_CFG0 (page=0x04 address=0x40) [reset=02h]

Load diagnostic resistance upper threshold value set to **LDG\_RES\_UT** ( $\Omega$ ).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 8-156. Load Diagnostics Resistance Upper Threshold Field Descriptions

| Bit | Field             | Туре | Reset | Description                                 |
|-----|-------------------|------|-------|---|
| 7-0 | LDG_RES_UT[31:24] | RW   | 02h   | dec2hex {256*round[LDG_RES_UT*0.2678*2^13]} |

Product Folder Links: TAS2764

### 8.9.155 LD\_CFG1 (page=0x04 address=0x41) [reset=ADh]

Load diagnostic resistance upper threshold value set to **LDG\_RES\_UT** ( $\Omega$ ).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



**Table 8-157. Load Diagnostics Resistance Upper Threshold Field Descriptions** 

| Bit | Field             | Туре | Reset | Description  |
|-----|-------------------|------|-------|--|
| 7-0 | LDG_RES_UT[23:16] | RW   | ADh   | dec2hex {256*round[ <b>LDG_RES_UT</b> *0.2678*2^13]} |

#### 8.9.156 LD\_CFG2 (page=0x04 address=0x42) [reset=B7h]

Load diagnostic resistance upper threshold value set to **LDG\_RES\_UT** ( $\Omega$ ).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-158. Load Diagnostics Resistance Upper Threshold Field Descriptions

| Bit | Field            | Туре | Reset | Description  |
|-----|------------------|------|-------|--|
| 7-0 | LDG_RES_UT[15:7] | RW   | B7h   | dec2hex {256*round[ <b>LDG_RES_UT</b> *0.2678*2^13]} |

### 8.9.157 LD\_CFG3 (page=0x04 address=0x43) [reset=00h]

Load diagnostic resistance upper threshold value set to **LDG\_RES\_UT** ( $\Omega$ ).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-159. Load Diagnostics Resistance Upper Threshold Field Descriptions

| Bit | Field           | Туре | Reset | Description  |
|-----|-----------------|------|-------|--|
| 7-0 | LDG_RES_UT[7:0] | RW   | 0h    | dec2hex {256*round[ <b>LDG_RES_UT</b> *0.2678*2^13]} |

### 8.9.158 LD\_CFG4 (page=0x04 address=0x44) [reset=00h]

Load diagnostics resistance lower threshold value set to **LDG\_RES\_LT** ( $\Omega$ ).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-160. Load Diagnostics Resistance Lower Threshold Field Descriptions

| Bit | Field             | Туре | Reset | Description  |
|-----|-------------------|------|-------|--|
| 7-0 | LDG_RES_LT[31:24] | RW   | 0h    | dec2hex {256*round[ <b>LDG_RES_LT</b> *0.2678*2^13]} |

### 8.9.159 LD\_CFG5 (page=0x04 address=0x45) [reset=1Bh]

Load diagnostics resistance lower threshold value set to **LDG RES LT**  $(\Omega)$ .

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-161. Load Diagnostics Resistance Lower Threshold Field Descriptions

| _ |     |                              |    |             | <u> </u>   |
|---|-----|------------------------------|----|-------------|--|
|   | Bit | Field Type Reset Description |    | Description |  |
|   | 7-0 | LDG_RES_LT[23:16]            | RW | 1Bh         | IS Byte - Hex Value {256*round(ohm*(3/14)2^14)}} |

#### 8.9.160 LD\_CFG6 (page=0x04 address=0x46) [reset=6Eh]

Load diagnostics resistance lower threshold value set to **LDG\_RES\_LT** ( $\Omega$ ).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-162. Load Diagnostics Resistance Lower Threshold Field Descriptions

| Bit | Field            | Туре | Reset | Description                                 |
|-----|------------------|------|-------|---|
| 7-0 | LDG_RES_LT[15:8] | RW   | 6Eh   | dec2hex {256*round[LDG_RES_LT*0.2678*2^13]} |

### 8.9.161 LD\_CFG7 (page=0x04 address=0x47) [reset=00h]

Load diagnostics resistance lower threshold value set to **LDG\_RES\_LT** ( $\Omega$ ).

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Submit Document Feedback



Table 8-163. Load Diagnostics Resistance Lower Threshold Field Descriptions

| Bit | Field           | Туре | Reset | Description  |
|-----|-----------------|------|-------|--|
| 7-0 | LDG_RES_LT[7:0] | RW   | 0h    | dec2hex {256*round[ <b>LDG_RES_LT</b> *0.2678*2^13]} |

#### 8.9.162 CLD\_EFF\_1 (page=0x04 address=0x48) [reset=6Ch]

Class D efficiency for LVS relative threshold expressed as a fraction (EFF). Default is 0.85.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-164. Classd Efficieny Mode Field Descriptions** 

| Bit | Field                     | Туре | Reset | Reset Description            |  |
|-----|---------------------------|------|-------|------------------------------|--|
| 7-0 | ClassD Efficiency [31:24] | RW   | 6Ch   | dec2hex[256*round(EFF*2^23)] |  |

### 8.9.163 CLD\_EFF\_2 (page=0x04 address=0x49) [reset=CCh]

Class D efficiency for LVS relative threshold expressed as a fraction (EFF). Default is 0.85.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-165. Classd Efficieny Mode Field Descriptions**

| Bit | Field                     | Туре | Reset | Description                  |  |
|-----|---------------------------|------|-------|------------------------------|--|
| 7-0 | ClassD Efficiency [23:16] | RW   | CCh   | dec2hex[256*round(EFF*2^23)] |  |

### 8.9.164 CLD\_EFF\_3 (page=0x04 address=0x4A) [reset=CDh]

Class D efficiency for LVS relative threshold expressed as a fraction (EFF). Default is 0.85.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-166. Classd Efficieny Mode Field Descriptions**

| Bit | Field Type Reset Description |    | Description |                              |
|-----|------------------------------|----|-------------|------------------------------|
| 7-0 | ClassD Efficiency [15:8]     | RW | CDh         | dec2hex[256*round(EFF*2^23)] |

### 8.9.165 CLD\_EFF\_4 (page=0x04 address=0x4B) [reset=00h]

Class D efficiency for LVS relative threshold expressed as a fraction (EFF). Default is 0.85.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 8-167. Field Descriptions**

| Bit | Field                   | Туре | Reset | Description                  |
|-----|-------------------------|------|-------|------------------------------|
| 7-0 | ClassD Efficiency [7:0] | RW   | 00h   | dec2hex[256*round(EFF*2^23)] |

#### 8.9.166 LDG\_RES1 (page=0x04 address=0x4C) [reset=00h]

Diagnostic Mode load resistance measured value in  $\Omega$ . Read value is **0xUUVVXX**YY and the las byte to be dropped.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-168. Low Resistance Value Field Descriptions

| Bit | Field              | Туре | Reset | eset Description                          |  |
|-----|--------------------|------|-------|---|--|
| 7-0 | LDG_RES_VAL[32:24] | R    | 0h    | 3.733*{[hex2dec( <b>0xUUVVXX)</b> ]/2^13) |  |

### 8.9.167 LDG\_RES2 (page=0x04 address=0x4D) [reset=00h]

Diagnostic Mode load resistance measured value in  $\Omega$ . Read value is **0xUUVVXX**YY and the las byte to be dropped.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 8-169. Low Resistance Value Field Descriptions

| Bit | Field              | Туре | Reset | Description                               |
|-----|--------------------|------|-------|---|
| 7-0 | LDG_RES_VAL[23:16] | R    | 0h    | 3.733*{[hex2dec( <b>0xUUVVXX)</b> ]/2^13) |

## 8.9.168 LDG\_RES3 (page=0x04 address=0x4E) [reset=00h]

Diagnostic Mode load resistance measured value in  $\Omega$ . Read value is **0xUUVVXX**YY and the las byte to be dropped.

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 8-170. Low Resistance Value Field Descriptions

| Bit | Field             | Туре | Reset | Description                               |
|-----|-------------------|------|-------|---|
| 7-0 | LDG_RES_VAL[15:7] | R    | 0h    | 3.733*{[hex2dec( <b>0xUUVVXX)</b> ]/2^13) |

## 8.9.169 LDG\_RES4 (page=0x04 address=0x4F) [reset=00h]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 8-171. Low Resistance Value Bits LOW Field Descriptions

|  | Bit | Field            | Туре | Reset | Description     |  |  |
|--|-----|------------------|------|-------|-----------------|--|--|
|  | 7-0 | LDG RES VAL[7:0] | R    | 0h    | Drop this byte. |  |  |



## 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TAS2764 is a digital input Class-D audio power amplifier with integrated I/V sense.  $I^2S$  audio data is supplied by host processor. It also sends I/V data in I2S format.  $I^2C$  bus is used for configuration and control.

## 9.2 Typical Application




Figure 9-1. Typical Application - Digital Audio Input

**Table 9-1. Recommended External Components** 

| COMPONENT | DESCRIPTION   | SPECIFICATION              | MIN  | TYP | MAX | UNIT |
|-----------|---|----------------------------|------|-----|-----|------|
|           |   | Туре                       | X7R  |     |     |      |
|           | VBAT1S Decoupling Capacitor - VBAT1S External Supply      | Capacitance, 20% Tolerance | 10   |     |     | μF   |
| C1        |   | Rated Voltage              | 6    |     |     | V    |
| Ci        |   | Туре                       | X7R  |     |     |      |
|           | VBAT1S Decoupling Capacitor - VBAT1S Internally Generated | Capacitance, 20% Tolerance | 0.68 | 1   | 1.5 | μF   |
|           |   | Rated Voltage              | 6    |     |     | V    |
|           | VBAT1S Decoupling Capacitor                               | Туре                       | X7R  |     |     |      |
| C2        |   | Capacitance, 20% Tolerance |      | 100 |     | nF   |
|           |   | Rated Voltage              | 6    |     |     | V    |
|           |   | Туре                       | X7R  |     |     |      |
| C3        | PVDD Decoupling Capacitor                                 | Capacitance, 20% Tolerance | 10   |     |     | μF   |
|           |   | Rated Voltage              | 20   |     |     | V    |



**Table 9-1. Recommended External Components (continued)** 

| COMPONENT | DESCRIPTION   | SPECIFICATION              | MIN  | TYP | MAX   | UNIT |
|-----------|---|----------------------------|------|-----|-------|------|
|           |   | Туре                       | X7R  |     |       |      |
| C4        | PVDD Decoupling Capacitor   | Capacitance, 20% Tolerance |      | 100 |       | nF   |
|           |   | Rated Voltage              | 20   |     |       | V    |
| C5        |   | Туре                       | X7R  |     |       |      |
|           | AVDD Decoupling Capacitor   | Capacitance, 20% Tolerance | 4.7  |     |       | μF   |
|           |   | Rated Voltage              | 6    |     |       | V    |
| C6        |   | Туре                       | X7R  |     |       |      |
|           | DREG Decoupling Capacitor   | Capacitance, 20% Tolerance | 0.68 | 1   | 1.5   | μF   |
|           |   | Rated Voltage              | 6    |     |       | V    |
| C7        |   | Туре                       | X7R  |     |       |      |
|           | IOVDD Decoupling Capacitor  | Capacitance, 20% Tolerance | 1    |     |       | μF   |
|           |   | Rated Voltage              | 6    |     |       | V    |
| C8, C9    |   | Туре                       | X7R  |     |       |      |
|           | High-side Boost Capacitors  | Capacitance, 20% Tolerance | 68   | 100 | 120   | nF   |
|           |   | Rated Voltage              | 6    |     |       | V    |
| Lf1, Lf2  | EMI Filter Inductors (optional). These are                                | Impedance at 100MHz        |      | 120 |       | Ω    |
|           | not recommended as it degrades THD+N performance. The TAS2764 device is a | DC Resistance              |      |     | 0.095 | Ω    |
|           | filter-less Class-D and does not require these bead inductors.            | DC Current                 | 5    |     |       | А    |
| Cf1, Cf2  | EMI Filter Capacitors (optional, must use Lf2, Lf3 if Cf1, Cf2 used)      | Capacitance                |      | 1   |       | nF   |

## 9.3 Design Requirements

For this design example, use the parameters shown in Section 9.2.

**Table 9-2. Design Parameters** 

| DESIGN PARAMETER   | EXAMPLE VALUE                   |
|--|---------------------------------|
| Audio Input  | Digital Audio, I <sup>2</sup> S |
| Current and Voltage Data Stream                                    | Digital Audio, I <sup>2</sup> S |
| Mono or Stereo Configuration                                       | Mono                            |
| Max Output Power at 1% THD+N, over temperature and frequency range | >10.5 W                         |

### 9.4 Detailed Design Procedure

### 9.4.1 Mono/Stereo Configuration

In this application, the device is assumed to be operating in mono mode. See Section 8.3.1 for information on changing the I<sup>2</sup>C address of the TAS2764 to support stereo operation. Mono or stereo configuration does not impact the device performance.

### 9.4.2 EMI Passive Devices

The TAS2764 supports spread spectrum to minimize EMI. It is allowed to include passive devices on the Class-D outputs. The passive devices Lf1, Lf2, Cf1 and Cf2 from Figure 9-1 have recommended specifications provided in Table 9-1. The passive devices Lf1, Lf2, Cf1 and Cf2 have to be properly selected to maintain the stability of the output stage. See Section 8.4.5 for details.

## 9.5 Application Curves

To be attached.

Submit Document Feedback



## 10 Initialization Set Up

## 10.1 Initial Device Configuration - 4 Channel Power Up (Default Mode - PWR\_MODE1)

The following I2C sequence is an example of initializing four TAS2764 devices. This sequence contains a 1 ms delay required after a software or hardware reset as illustrated in Section 12.

```
w 70 00 00 # Page-0
  70 7f 00 # Book-0
w 70 01 01 # Software Reset
w 72 00 00 # Page-0
w 72 7f 00 # Book-0
w 72 01 01 # Software Reset
w 74 00 00 # Page-0
w 74 7f 00 # Book-0
w 74 01 01 # Software Reset
w 76 00 00 # Page-0
w 76 7f 00 # Book-0
w 76 01 01 # Software Reset
d 1 # 1mS Delay
###### Configure Channel 1
w 70 60 11 # sbclk to fs ratio = 64
w 70 0D 33 # TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 70 OE 42 # TDM TX voltage sense transmit enable with slot 2,
w 70 0F 40 \# TDM TX current sense transmit enable with slot 0
w 70 03 14 \# 21 dB gain
w 70 02 00 # power up audio playback with I,V enabled
##### Configure Channel 2
w 72 60 11 \# sbclk to fs ratio = 64
w 72 OD 13 \# TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 72 OE 46 \# TDM TX voltage sense transmit enable with slot 6,
w 72 OF 44 \# TDM TX current sense transmit enable with slot 4
w 72 03 14 # 21 dB gain
w 72 02 00 \# power up audio playback with I,V enabled
##### Configure Channel 3
w 74 60 11 \# sbclk to fs ratio = 64
w 74 OD 13 # TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 74 OE 4A # TDM TX voltage sense transmit enable with slot 10,
w 74 OF 48 \# TDM TX current sense transmit enable with slot 8
w 74 03 14 # 21 dB gain
w 74 02 00 # power up audio playback with I,V enabled
###### Configure Channel 4
w 76 60 11 # sbclk to fs ratio = 64
w 76 0D 13 \# TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 76 0E 4E # TDM TX voltage sense transmit enable with slot 14,
w 76 OF 4C # TDM TX current sense transmit enable with slot 12
w 76 03 14 # 21 dB gain
w 76 02 00 # power up audio playback with I,V enabled
```

### 10.2 Initial Device Configuration - 44.1 kHz

The following I2C sequence is an example of initializing a TAS2764 device into 44.1 kHz sampling rate. This sequence contains a 1 ms delay required after a software or hardware reset as illustrated in Section 12.

```
w 70 00 00 # Page-0
w 70 7f 00 # Book-0
w 70 01 01 # Software Reset
d 1 # 1mS Delay
###### Configure Channel 1
w 70 60 21 # sbclk to fs ratio = 256 / 8 TDM Slots
w 70 08 39 # 44.1KHz, Auto TDM off, Frame start High to Low
w 70 09 03 # Offset = 1, Sync on BCLK falling edge
w 70 0a 0a # TDM slot by address, Word = 24 bit, Frame = 32 bit
w 70 0c 20 # Right Ch = TDM slot 2, Left Ch = TDM slot 0
w 70 0d 33 # TX bus keeper, Hi-Z, offset 1, TX on Falling edge
w 70 0e 42 # TDM TX voltage sense transmit enable with slot 2,
w 70 0f 40 # TDM TX current sense transmit enable with slot 0
w 70 03 14 # 21 dB gain
w 70 02 00 # power up audio playback with I,V enabled
```



### 10.3 Sample Rate Change - 48 kHz to 44.1kHz

The following I2C sequence is an example of changing the sampling rate from 48 kHz to 44.1 kHz.

```
w 70 07 28 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 70 02 01 #Mute
d 1
w 70 02 02 #Software shutdown
w 70 08 39 #44.1KHz, Auto TDM off, Frame start High to Low
### change source sample rate now
w 70 02 01 #Take device out of low-power shutdown
d 1
w 70 02 00 #Un-mute
```

## 10.4 Sample Rate Change - 44.1 kHz to 48 kHz

The following I2C sequence is an example of changing the sampling rate from 44.1 kHz to 48 kHz.

```
w 70 07 28 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 70 02 01 #Mute
d 1
w 70 02 02 #Software shutdown
w 70 08 19 #48KHz, Auto TDM off, Frame start High to Low
### change source sample rate now
w 70 02 01 #Take device out of low-power shutdown
d 1
w 70 02 00 #Un-mute
```

#### 10.5 Device Mute

The following I2C sequence will mute one device at address 70 using a digital volume ramp rate of 0.5 dB per 8 samples.

```
w 70 07 28 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 70 02 01 #Mute
```

#### 10.6 Device Un-Mute

The following I2C sequence will un-mute one device at address 70 using a digital volume ramp rate of 0.5 dB per 8 samples.

```
w 70 07 28 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 70 02 00 #Un-Mute
```

### 10.7 Device Sleep

The following I2C sequence will mute the device and put it into low power mode for one device at address 70 using a digital volume ramp rate of 0.5 dB per 8 samples.

```
w 70 07 28 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 70 02 01 #Mute
d 1 # 1mS Delay
w 70 02 02 #Software shutdown
```

#### 10.8 Device Wake

Submit Document Feedback

The following I2C sequence will wake the device from low power mode (sleep) and un-mute one device at address 70 using a digital volume ramp rate of 0.5 dB per 8 samples.

```
w 70 07 28 #Set DVC Ramp Rate to 0.5 dB / 8 samples
w 70 02 01 #Take device out of low-power shutdown
```



d 1 # 1mS Delay w 70 02 00 #Un-mute TAS2764



## 11 I<sup>2</sup>C Byte Transfers

Use external pull-up resistors for the SDA and SCL signals to set the logic-high level for the bus. Use pull-up resistors between 2 k $\Omega$  and 4.7 k $\Omega$ . Do not allow the SDA and SCL voltages to exceed the device IOVDD supply voltage.

## 11.1 Single-Byte and Multiple-Byte Transfers

The serial control interface supports both single-byte and multiple-byte read/write operations for all registers. During multiple-byte read operations, the TAS2764 responds with data, a byte at a time, starting at the register assigned, as long as the master device continues to respond with acknowledges.

The TAS2764 supports sequential I<sup>2</sup>C addressing. For write transactions, if a register is issued followed by data for that register and all the remaining registers that follow, a sequential I<sup>2</sup>C write transaction has taken place. For I<sup>2</sup>C sequential write transactions, the register issued serves as the starting point, and the amount of data subsequently transmitted, before a stop or start is transmitted, determines how many registers are written.

## 11.2 Single-Byte Write

As shown in , a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write-data transfer, the read/write bit must be set to low. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the TAS2764 responds with an acknowledge bit. Next, the master transmits the register byte corresponding to the device internal memory address being accessed. After receiving the register byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.




Figure 11-1. Single-Byte Write Transfer

### 11.3 Multiple-Byte Write and Incremental Multiple-Byte Write

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the TAS2764 as shown in . After receiving each data byte, the device responds with an acknowledge bit.




Figure 11-2. Multi-Byte Write Transfer

### 11.4 Single-Byte Read

As shown in , a single-byte data-read transfer begins with the master device transmitting a start condition followed by the  $I^2C$  device address and the read/write bit. For the data-read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is set to a 0.

After receiving the TAS2764 address and the read/write bit, the device responds with an acknowledge bit. The master then sends the internal memory address byte, after which the device issues an acknowledge bit. The



master device transmits another start condition followed by the TAS2764 address and the read/write bit again. This time, the read/write bit is set to 1, indicating a read transfer. Next, the TAS2764 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer.




Figure 11-3. Single-Byte Read Transfer

## 11.5 Multiple-Byte Read

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the TAS2764 to the master device as shown in . With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.




Figure 11-4. Multi-Byte Read Transfer



## 12 Power Supply Recommendations

Generally PVDD and VBAT1S would be applied before IOVDD and AVDD in most system applications.

During power up and power down PVDD voltage must be greater than (VBAT1S-0.7V)

Once all supplies are stable the SDZ pin can be set high to initialize the part. After a hardware or software reset additional commands to the device should be delayed for at least 1 mS to allow the OTP memory to load.

When VBAT1S is internally generated (see below Section 12.1) it is recommended that the device enters Software Shutdown mode before entering Hardware Shutdown mode. This ensures that VBAT1S pin is discharged using the internal 5 kOhms pull down resistor (not present in HW shutdown mode).

### 12.1 Power Supply Modes

The TAS2764 can operate with both VBAT1S and PVDD as supplies or with only PVDD as supply. The table below shows different power supply modes of operation depending on the customer need.

Table 12-1. Device Configuration and Power Supply Modes

| Supply Power<br>Mode | Output Switching<br>Mode              | Supply Condition     | Device Configurations                          | Use Case and Device Functionality  |
|----------------------|---------------------------------------|----------------------|--|--|
| PWR_MODE1            | Y Bridge - High<br>Power on<br>VBAT1S | PVDD>VBAT1S          | VBAT1S_MODE=0<br>BOP_SRC=0<br>CDS_MODE[1:0]=00 | VBAT1S is used to deliver output power based on level and headroom configured. When audio signal crosses a programmed threshold Class-D output is switched over PVDD. BOP source is VBAT1S. PVDD UVLO is disabled. SAR conversion done for VBAT1S, PVDD and temperature.   |
| PWR_MODE2            | Y Bridge - Low<br>Power on<br>VBAT1S  | PVDD>VBAT1S<br>+2.5V | VBAT1S_MODE=1<br>BOP_SRC=1<br>CDS_MODE[1:0]=11 | PVDD is the only supply. VBAT1S is delivered by an <b>internal LDO</b> and used to supply at signals close to idle channel levels. When audio signal levels crosses -100dBFS (default), Class_D output switches to PVDD. BOP source is PVDD. PVDD UVLO is enabled. SAR conversion done for PVDD and temperature. |
| PWR_MODE3            | Y Bridge - High<br>Power on<br>VBAT1S | PVDD>VBAT1S          | VBAT1S_MODE=0<br>BOP_SRC=1<br>CDS_MODE[1:0]=00 | VBAT1S is used to deliver output power based on level and headroom configured. When audio signal crosses a programmed threshold Class-D output is switched over PVDD.  BOP source is PVDD. PVDD UVLO is enabled. SAR conversion done for PVDD and temperature.   |
| PWR_MODE4            | PVDD                                  | PVDD>VBAT1S<br>+2.5V | VBAT1S_MODE=1<br>BOP_SRC=1<br>CDS_MODE[1:0]=10 | Class-D supplied by PVDD branch of Y bridge. VBAT1S is delivered by an <b>internal LDO</b> . BOP source is PVDD. PVDD UVLO is enabled. SAR conversion done for PVDD and temperature.   |
| PWR_MODE5            | Y Bridge - Low<br>Power on<br>VBAT1S  | PVDD>VBAT1S          | VBAT1S_MODE=0<br>BOP_SRC=1<br>CDS_MODE[1:0]=11 | PVDD and VBAT1S are external supplies. VBAT1S is used to supply at signals close to idle channel levels. When audio signal levels crosses -100dBFS (default), Class_D output switches to PVDD. BOP source is PVDD. PVDD UVLO is enabled. SAR conversion done for PVDD and temperature.                           |

For PWR MODE2, PWR MODE3, PWR MODE4, PWR MODE5, by default, the internal ADC samples only the PVDD pin in order to meet the stringent requirement on brownout latency. If the monitoring of VBAT1S pin is needed the register bit CONV VBAT PVDD MODE should be set to high. The additional monitoring of VBAT1S will come at the cost of losing brownout latency.



If VBAT1S is generated by **internal LDO**, customer needs to ensure that PVDD supply level is at least 2.5V above the VBAT1S voltage generated internally. To enable Y-Bridge configuration protection the UVLO of PVDD supply should be set above 7.3V by using register bits *PVDD\_UVLO[5:0]*. This will ensure that, with an internally generated VBAT1S of 4.8V, PVDD supply is at least 2.5V higher than VBAT1S and Y-Bridge configuration can function properly.



## 13 Layout

## 13.1 Layout Guidelines

All supply rails should be bypassed by low-ESR ceramic capacitors as shown in *Figure 9-1* and described in *Table 9-1*.

To create a low impedance connection to PGND and GND and minimize the ground noise, ground planes with multiple conductive epoxy filled vias should be used in layout.

Specific layout design recommendations should be followed for this device:

- Do not use vias for traces that carry high current: PVDD, VBAT1S, PGND, GND and the speaker OUT\_P, OUT N.
- Connect VSNS\_P and VSNS\_N as close as possible to the speaker.
- VSNS\_P and VSNS\_N should be connected between the EMI ferrite filter and the speaker if EMI ferrites are
  used at the outputs.
- VSNS\_P and VSNS\_N routing should be separated and shielded from switching signals (interface signals, speaker outputs, bootstrap pins).
- Place bootstrap capacitors as close as possible to the BST pins.

## 13.2 Layout Example

The figure below describes the placement of critical components as presented in Figure 9-1.




Figure 13-1. Component Placement

For the component placement from Figure 13-1 an example of layout of top layer is presented below.

Submit Document Feedback






Figure 13-2. Layout Design - Top Copper Layer



## 14 Device and Documentation Support

## 14.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 14.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 14.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 14.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 14.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

YBH0030-C01






## **PACKAGE OUTLINE**

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.



Submit Document Feedback




## **EXAMPLE BOARD LAYOUT**

## YBH0030-C01

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






## **EXAMPLE STENCIL DESIGN**

# YBH0030-C01

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



Submit Document Feedback



## PACKAGE OPTION ADDENDUM

9-Mar-2021

#### **PACKAGING INFORMATION**

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                | Lead finish/<br>Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|-------------------------|-------------------------------|---------------|--------------|-------------------------|---------|
| PTAS2764YBHR     | ACTIVE     | DSBGA        | YBH                | 30   | 3000           | TBD                     | Call TI                       | Call TI       | -40 to 85    |                         | Samples |
| TAS2764YBHR      | PREVIEW    | DSBGA        | YBH                | 30   | 3000           | Non-RoHS &<br>Non-Green | Call TI                       | Call TI       | -40 to 85    |                         |         |
| TAS2764YBHT      | PREVIEW    | DSBGA        | YBH                | 30   | 250            | TBD                     | Call TI                       | Call TI       | -40 to 85    |                         |         |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

9-Mar-2021

| In no event shall TI's liability aris | sing out of such information exceed the total | purchase price of the TI part(s) at | at issue in this document sold by | TI to Customer on an annual basis. |
|---------------------------------------|---|-------------------------------------|-----------------------------------|------------------------------------|
|                                       |   |                                     |                                   |                                    |

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated