

# 具有音频处理功能的 TAS2505 2.6W 数字/模拟输入 D 类扬声器放大器

## 1 特性

- 单声道 D 类 BTL 扬声器放大器
  - 10% THD<sub>N</sub> 时功率为 2.6W (4Ω, 5.5V)
  - 10% THD+N 时的功率为 1.7W (8Ω, 5.5V)
- 支持数字和模拟输入
- 2.7V 至 5.5V 单电源
- 负载诊断功能:
  - 输出至 GND 短路
  - 终端至终端短路
  - 输出至电源短路
  - 过热
  - 直流输入
- 支持 9kHz 至 96kHz 的采样率
- 具有输出混合和电平控制的两个单端输入
- 嵌入式上电复位
- 可编程数字音频处理:
  - 低音增强
  - 高音
  - EQ (多达 6 个二阶滤波器)
- I<sup>2</sup>S, 左平衡, 右平衡, 数字信号处理器 (DSP) 和时分复用 (TDM) 音频接口
- 可自动递增的 I<sup>2</sup>C 和 SPI 控制
- 24 引脚, VQFN 封装

## 2 应用

- 仪表组
- 自动紧急呼叫 (eCall)
- 远程信息处理

## 3 说明


TAS2505 是一款支持数字和模拟输入的单声道 D 类扬声器放大器。该器件非常适用于汽车仪表组、紧急呼叫 (eCall) 和远程信息处理应用。直接 I<sup>2</sup>S 输入免除了音频信号路径对外部 DAC 的需求, 集成式 LDO 则支持单电源供电。除了集成之外, 该器件还具备可编程音频处理功能。板载 DSP 支持低音增强、高音和 EQ (多达 6 个二阶滤波器)。片上 PLL 提供 DSP 所需的高速时钟。音量由寄存器控制。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TAS2505	VQFN (24)	4.00mm x 4.00mm

(1) 要了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

### 简化框图



## 目录

<b>1</b>	<b>特性</b>	<b>1</b>	<b>8.1</b>	<b>Overview</b>	<b>15</b>
<b>2</b>	<b>应用</b>	<b>1</b>	<b>8.2</b>	<b>Functional Block Diagram</b>	<b>15</b>
<b>3</b>	<b>说明</b>	<b>1</b>	<b>8.3</b>	<b>Feature Description</b>	<b>15</b>
<b>4</b>	<b>修订历史记录</b>	<b>2</b>	<b>8.4</b>	<b>Device Functional Modes</b>	<b>17</b>
<b>5</b>	<b>Pin Configuration and Functions</b>	<b>3</b>	<b>8.5</b>	<b>Register Map</b>	<b>20</b>
<b>6</b>	<b>Specifications</b>	<b>4</b>	<b>9</b>	<b>Application and Implementation</b>	<b>23</b>
6.1	Absolute Maximum Ratings	4	9.1	Application Information	23
6.2	ESD Ratings	4	9.2	Typical Applications	23
6.3	Recommended Operating Conditions	4	<b>10</b>	<b>Power Supply Recommendations</b>	<b>26</b>
6.4	Thermal Information	4	<b>11</b>	<b>Layout</b>	<b>27</b>
6.5	Electrical Characteristics	5	11.1	Layout Guidelines	27
6.6	I <sup>2</sup> S/LJF/RJF Timing in Master Mode	8	11.2	Layout Example	27
6.7	I <sup>2</sup> S/LJF/RJF Timing in Slave Mode	8	<b>12</b>	<b>器件和文档支持</b>	<b>28</b>
6.8	DSP Timing in Master Mode	8	12.1	文档支持	28
6.9	DSP Timing in Slave Mode	8	12.2	接收文档更新通知	28
6.10	I <sup>2</sup> C Interface Timing	9	12.3	社区资源	28
6.11	SPI Interface Timing	9	12.4	商标	28
6.12	Typical Characteristics	12	12.5	静电放电警告	28
<b>7</b>	<b>Parameter Measurement Information</b>	<b>14</b>	12.6	Glossary	28
<b>8</b>	<b>Detailed Description</b>	<b>15</b>	<b>13</b>	<b>机械、封装和可订购信息</b>	<b>28</b>


## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (February 2013) to Revision B	Page
• 已添加 器件信息表, ESD 额定值表, 特性 说明 部分、器件功能模式、应用和实施 部分、电源相关建议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分。 .....	1

Changes from Original (February 2013) to Revision A	Page
• Deleted P <sub>O</sub> (Max Output power) SPKVDD = 5.5 V, THD = 10%.....	5
• Changed P <sub>O</sub> (Max Output power) SPKVDD = 5.5 V value From: TYP = 2.1 W To: MAX = 2 W .....	5

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
1	SPI_SEL	I	Selects between SPI and I <sup>2</sup> C digital interface modes; (1 = SPI mode) (0 = I <sup>2</sup> C mode)
2	RST	I	Reset for logic, state machines, and digital filters; asserted LOW.
3	AINL	I	Analog single-ended line left input
4	AINR	I	Analog single-ended line right input
5	NC	O	No Connect (Leave unconnected)
6	AVSS	GND	Analog Ground, 0 V
7	AVDD	PWR	Analog Core Supply Voltage, 1.5 V to 1.95 V, tied internally to the LDO output
8	LDO_SEL	I	Select Pin for LDO; ties to either SPKVDD or SPKVSS
9	SPKM	O	Class-D speaker driver inverting output
10	SPKVDD	PWR	Class-D speaker driver power supply
11	SPKVSS	PWR	Class-D speaker driver power supply ground supply
12	SPKP	O	Class-D speaker driver noninverting output
13	DIN	I	Audio Serial Data Bus Input Data
14	WCLK	I/O	Audio Serial Data Bus Word Clock
15	BCLK	I/O	Audio Serial Data Bus Bit Clock
16	MCLK	I	Master CLK Input / Reference CLK for CLK Multiplier - PLL (On startup PLLCLK = CLKIN)
17	MISO	O	SPI Serial Data Output
18	GPIO/DOUT	I/O/Z	GPIO / Audio Serial Bus Output
19	SCL/SSZ	I	Either I <sup>2</sup> C Input Serial Clock or SPI Chip Select Signal depending on SPI_SEL state
20	SDA/MOSI	I	Either I <sup>2</sup> C Serial Data Input or SPI Serial Data Input depending on SPI_SEL state.
21	SCLK	I	Serial clock for SPI interface
22	IOVDD	PWR	I/O Power Supply, 1.1 V to 3.6 V
23	DVDD	PWR	Digital Power Supply, 1.65 V to 1.95 V
24	DVSS	GND	Digital Ground, 0 V

(1) I = Input, O = Output, GND = Ground, PWR = Power, Z = High Impedance

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	MIN	MAX	UNIT
AVDD to AVSS	−0.3	2.2	V
DVDD to DVSS	−0.3	2.2	V
SPKVDD to SPKVSS	−0.3	6	V
IOVDD to IOVSS	−0.3	3.9	V
Digital input voltage	IOVSS − 0.3	IOVDD + 0.3	V
Analog input voltage	AVSS − 0.3	AVDD + 0.3	V
Operating temperature	−40	85	°C
Junction temperature, T <sub>J</sub> Max		105	°C
Power dissipation for VQFN package (with thermal pad soldered to board)	(T <sub>J</sub> Max − T <sub>A</sub> ) / θ <sub>JA</sub>		W
Storage temperature, T <sub>stg</sub>	−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±500	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
AVDD <sup>(1)</sup>	Power-supply voltage	Referenced to AVSS <sup>(2)</sup>	1.5	1.8	1.95	V
DVDD		Referenced to DVSS <sup>(2)</sup>	1.65	1.8	1.95	
SPKVDD <sup>(1)</sup>		Referenced to SPKVSS <sup>(2)</sup>	2.7		5.5	
IOVDD		Referenced to IOVSS <sup>(2)</sup>	1.1	1.8	3.6	
	Speaker impedance	Load applied across class-D output pins (BTL)	4			Ω
V <sub>I</sub>	Analog audio full-scale input voltage	AVDD = 1.8 V, single-ended		0.5		V <sub>RMS</sub>
MCLK <sup>(3)</sup>	Master clock frequency	IOVDD = DVDD = 1.8 V			50	MHz
SCL	SCL clock frequency				400	kHz
T <sub>A</sub>	Operating free-air temperature		−40		85	°C

- (1) To minimize battery-current leakage, the SPKVDD voltage level should not be below the AVDD voltage level.

- (2) All grounds on board are tied together, so they should not differ in voltage by more than 0.2 V maximum for any combination of ground signals. By use of a wide trace or ground plane, ensure a low-impedance connection between AVSS and DVSS.

- (3) The maximum input frequency should be 50 MHz for any digital pin used as a general-purpose clock.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TAS2505	UNIT
		RGE (QFN)	
		24 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	32.2	°C/W
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	30	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## Thermal Information (continued)

THERMAL METRIC <sup>(1)</sup>		TAS2505	UNIT
		RGE (QFN)	
		24 PINS	
$\theta_{JB}$	Junction-to-board thermal resistance	9.2	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	9.2	°C/W
$\theta_{Jcbot}$	Junction-to-case (bottom) thermal resistance	2.2	°C/W

## 6.5 Electrical Characteristics

At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V,  $f_s$  (audio) = 48 kHz, CODEC\_CLKIN = 256 ×  $f_s$ , PLL = Off

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INTERNAL OSCILLATOR—RC_CLK</b>						
Oscillator frequency				8.48		MHz
<b>DAC DIGITAL INTERPOLATION FILTER CHARACTERISTICS</b>						
See <a href="#">TAS2505 Application Reference Guide</a> (SLAU472) for DAC interpolation filter characteristics.						
<b>DAC OUTPUT TO CLASS-D SPEAKER OUTPUT; LOAD = 4 <math>\Omega</math> (DIFFERENTIAL)</b>						
ICN	Idle channel noise	BTL measurement, class-D gain = 6 dB, Measured as idle-channel noise, A-weighted <sup>(1) (2)</sup>		37		$\mu$ Vms
Output voltage		BTL measurement, class-D gain = 6 dB, –3-dBFS input		1.4		Vrms
THD+N	Total harmonic distortion + noise	BTL measurement, DAC input = –6 dBFS, class-D gain = 6 dB		–73.9		dB
PSRR	Power-supply rejection ratio	BTL measurement, ripple on SPKVDD = 200 mV <sub>pp</sub> at 1 kHz		55		dB
Mute attenuation		Mute		103		dB
P <sub>O</sub>	Maximum output power	SPKVDD = 3.6 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB, THD = 10%		1.1		W
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%		1.4		
		SPKVDD = 3.6 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB, THD = 1%		0.8		
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB, THD = 1%		1.1		
		SPKVDD = 5.5 V, BTL measurement, CM = 0.9V, class-D gain = 18 dB			2	

- (1) Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the inputs short-circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.
- (2) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

**TAS2505**

ZHCS328B –FEBRUARY 2013–REVISED NOVEMBER 2016

[www.ti.com.cn](http://www.ti.com.cn)
**Electrical Characteristics (continued)**

At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V,  $f_s$  (audio) = 48 kHz, CODEC\_CLKIN = 256 ×  $f_s$ , PLL = Off

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DAC OUTPUT TO CLASS-D SPEAKER OUTPUT; LOAD = 8 Ω (DIFFERENTIAL)</b>						
ICN	Idle channel noise	BTL measurement, class-D gain = 6 dB, measured as idle-channel noise, A-weighted <sup>(1)</sup> <sup>(2)</sup>		35.2		μVms
	Output voltage	BTL measurement, class-D gain = 6 dB, –3-dBFS input		1.4		Vrms
THD+N	Total harmonic distortion + noise	BTL measurement, DAC input = –6 dBFS, class-D gain = 6 dB		–73.6		dB
P <sub>O</sub>	Maximum output power	SPKVDD = 3.6 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%		0.7		W
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%		1		
		SPKVDD = 5.5 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 10%		1.7		
		SPKVDD = 3.6 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 1%		0.5		
		SPKVDD = 4.2 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 1%		0.8		
		SPKVDD = 5.5 V, BTL measurement, CM = 0.9 V, class-D gain = 18 dB, THD = 1%		1.3		

## Electrical Characteristics (continued)

At 25°C, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 3.6 V, DVDD = 1.8 V,  $f_s$  (audio) = 48 kHz, CODEC\_CLKIN = 256 ×  $f_s$ , PLL = Off

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG BYPASS TO CLASS-D SPEAKER AMPLIFIER						
Device setup		BTL measurement, driver gain = 6 dB, load = 4 Ω (differential), 50 pF, input signal frequency fi = 1 KHz				
Voltage gain		Input common-mode = 0.9 V	4			V/V
Gain error		−1 dBFS (446 mVrms), 1-kHz input signal	±0.7			dB
ICN	Idle channel noise	Idle channel, IN1L and IN1R ac-shortcd to ground, measured as idle-channel noise, A-weighted <sup>(1) (2)</sup>	32.6			μVms
THD+N	Total harmonic distortion + noise	−1 dBFS (446 mVrms), 1-kHz input signal	−73.7			dB
LOW DROPOUT REGULATOR (AVDD)						
AVDD output voltage 1.8 V		SPKVDD = 2.7 V, page 1, reg 2, D5-D4 = 00, IO = 50 mA	1.79			V
		SPKVDD = 3.6 V, page 1, reg 2, D5-D4 = 00, IO = 50 mA	1.79			V
		SPKVDD = 5.5 V, page 1, reg 2, D5-D4 = 00, IO = 50 mA	1.79			V
Output voltage accuracy		SPVDD = 2.7 V	±2			%
Load regulation		SPVDD = 2.7 V, 0 A to 50 mA	7			mV
Line regulation		Input supply range 2.7 V to 5.5 V	0.6			mV
Decoupling capacitor			1.0			uF
Bias current			55			uA
Noise at 0-A load		A-weighted, 20-Hz to 20-kHz bandwidth	166			uV
Noise at 50-mA load		A-weighted, 20-Hz to 20-kHz bandwidth	174			uV
SHUTDOWN POWER CONSUMPTION						
Device setup		Power down POR, /RST held low, AVDD = 1.8V, IOVDD = 1.8 V, SPKVDD = 4.2 V, DVDD = 1.8 V				
I(AVDD)			1.32			μA
I(DVDD)			0.04			μA
I(IOVDD)			0.68			μA
I(SPKVDD)			2.24			μA
DIGITAL INPUT/OUTPUT						
Logic family			CMOS			
VIH	Logic level	IIH = 5 μA, IOVDD ≥ 1.6 V	0.7 × IOVDD			V
		IIH = 5 μA, IOVDD < 1.6 V	IOVDD			
VIL		II L = 5 μA, IOVDD ≥ 1.6 V	−0.3	0.3 × IOVDD	V	
		II L = 5 μA, IOVDD < 1.6 V	0			
VOH		IOH = 2 TTL loads	0.8 × IOVDD		V	
VOL		IOL = 2 TTL loads	0.25		V	
Capacitive load			10		pF	

## 6.6 I<sup>2</sup>S/LJF/RJF Timing in Master Mode

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

PARAMETER		IOVDD = 1.8 V		IOVDD = 3.3 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>d</sub> (WS)	WCLK delay		45		45	ns
t <sub>s</sub> (DI)	DIN setup	8		6		ns
t <sub>h</sub> (DI)	DIN hold	8		6		ns
t <sub>r</sub>	Rise time		25		10	ns
t <sub>f</sub>	Fall time		25		10	ns

(1) I<sup>2</sup>S timing specifications are measured at characterization but not tested at final test.

## 6.7 I<sup>2</sup>S/LJF/RJF Timing in Slave Mode

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

PARAMETER		IOVDD = 1.8 V		IOVDD = 3.3 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>H</sub> (BCLK)	BCLK high period	35		35		ns
t <sub>L</sub> (BCLK)	BCLK low period	35		35		ns
t <sub>s</sub> (WS)	WCLK setup	8		6		ns
t <sub>h</sub> (WS)	WCLK hold	8		6		ns
t <sub>s</sub> (DI)	DIN setup	8		6		ns
t <sub>h</sub> (DI)	DIN hold	8		6		ns
t <sub>r</sub>	Rise time		4		4	ns
t <sub>f</sub>	Fall time		4		4	ns

(1) All timing specifications are measured at characterization but not tested at final test.

## 6.8 DSP Timing in Master Mode

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

PARAMETER		IOVDD = 1.8 V		IOVDD = 3.3 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>d</sub> (WS)	WCLK delay		45		45	ns
t <sub>s</sub> (DI)	DIN setup	8		6		ns
t <sub>h</sub> (DI)	DIN hold	8		6		ns
t <sub>r</sub>	Rise time		25		10	ns
t <sub>f</sub>	Fall time		25		10	ns

(1) All timing specifications are measured at characterization but not tested at final test.

## 6.9 DSP Timing in Slave Mode

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

PARAMETER		IOVDD = 1.8V		IOVDD = 3.3 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>H</sub> (BCLK)	BCLK high period	35		35		ns
t <sub>L</sub> (BCLK)	BCLK low period	35		35		ns
t <sub>s</sub> (WS)	WCLK setup	8		8		ns
t <sub>h</sub> (WS)	WCLK hold	8		8		ns
t <sub>s</sub> (DI)	DIN setup	8		8		ns
t <sub>h</sub> (DI)	DIN hold	8		8		ns
t <sub>r</sub>	Rise time		4		4	ns
t <sub>f</sub>	Fall time		4		4	ns

(1) All timing specifications are measured at characterization but not tested at final test.



## 6.10 I<sup>2</sup>C Interface Timing

All specifications at 25°C, DVDD = 1.8 V<sup>(1)</sup>

PARAMETER		STANDARD MODE			FAST MODE			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>SCL</sub>	SCL clock frequency	0		100	0		400	kHz
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4			0.8			μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7			1.3			μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	4			0.6			μs
t <sub>SU;STA</sub>	Setup time for a repeated START condition	4.7			0.8			μs
t <sub>HD;DAT</sub>	Data hold time for I <sup>2</sup> C bus devices	0		3.45	0		0.9	μs
t <sub>SU;DAT</sub>	Data setup time	250			100			ns
t <sub>r</sub>	SDA and SCL rise time			1000	20 + 0.1 C <sub>b</sub>		300	ns
t <sub>f</sub>	SDA and SCL fall time			300	20 + 0.1 C <sub>b</sub>		300	ns
t <sub>SU;STO</sub>	Set-up time for STOP condition	4			0.8			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7			1.3			μs
C <sub>b</sub>	Capacitive load for each bus line			400			400	pF

(1) All timing specifications are measured at characterization but not tested at final test.

## 6.11 SPI Interface Timing

At 25°C, DVDD = 1.8V


PARAMETER		TEST CONDITION	IOVDD=1.8V			IOVDD=3.3V			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>sck</sub>	SCLK period <sup>(1)</sup>		100			50			ns
t <sub>sckh</sub>	SCLK pulse width High		50			25			ns
t <sub>sckl</sub>	SCLK pulse width Low		50			25			ns
t <sub>lead</sub>	Enable lead time		30			20			ns
t <sub>lag</sub>	Enable lag time		30			20			ns
t <sub>d</sub>	Sequential transfer delay		40			20			ns
t <sub>a</sub>	Slave DOUT access time				40			40	ns
t <sub>dis</sub>	Slave DOUT disable time				40			40	ns
t <sub>su</sub>	DIN data setup time		15			15			ns
t <sub>hi</sub>	DIN data hold time		15			10			ns
t <sub>v;DOUT</sub>	DOUT data valid time				25			18	ns
t <sub>r</sub>	SCLK rise time				4			4	ns
t <sub>f</sub>	SCLK fall time				4			4	ns

(1) These parameters are based on characterization and are not tested in production.


**TAS2505**

ZHCS328B –FEBRUARY 2013–REVISED NOVEMBER 2016


[www.ti.com.cn](http://www.ti.com.cn)




**Figure 1. I²S/LJF/RJF Timing in Master Mode**




**Figure 2. I²S/LJF/RJF Timing in Slave Mode**




**Figure 3. DSP Timing in Master Mode**



**Figure 4. DSP Timing in Slave Mode**




T0295-02


**Figure 5. I²C Interface Timing**

**Figure 6. SPI Interface Timing Diagram**

## 6.12 Typical Characteristics

### 6.12.1 Class D Speaker Driver Performance




(4-Ω Load)

**Figure 7. DAC To Speaker Amplitude at 0 dBFS vs Frequency**


(4-Ω Load)


**Figure 8. AINL To Speaker FFT Amplitude at 0 dBFS vs Frequency**

## Class D Speaker Driver Performance (continued)




(SPKVDD = 5.5 V)

**Figure 9. Total Harmonic Distortion + Noise vs 4-Ω Speaker Power**




(Gain = 18 dB)

**Figure 10. Total Harmonic Distortion + Noise + NOISE vs 4-Ω Speaker Power**




(SPKVDD = 5.5 V)

**Figure 11. Total Harmonic Distortion + Noise + NOISE vs 8-Ω Speaker Power**



(Gain = 18 dB)


**Figure 12. Total Harmonic Distortion + Noise + NOISE vs 8-Ω Speaker Power**



(Gain = 18 dB, Load = 4 Ω)


**Figure 13. Total Power Consumption vs Output Power Consumption**

## 6.12.2 HP Driver Performance




(16-Ω Load)

**Figure 14. DAC TO HP FFT Amplitude at 0 dBFS vs Frequency**




(16-Ω Load)

**Figure 15. AINL TO HP FFT Amplitude at 0 dBFS vs Frequency**



(Gain = 9 dB)

**Figure 16. Total Harmonic Distortion + Noise vs HP Power**



(Gain = 32 dB)

**Figure 17. Total Harmonic Distortion + Noise vs HP Power**

## 7 Parameter Measurement Information


All parameters are measured according to the conditions described in the [Specifications](#) section.

## 8 Detailed Description

### 8.1 Overview

TAS2505 is a low power analog and digital input class-D speaker amplifier. It supports 24-bit digital I2S data for mono playback. This device is able to drive a speaker up to 4  $\Omega$  and programmable digital-signal processing block. The programmable digital-signal processing block can support Bass boost, treble or EQ functions. The volume level can be controlled by register control. The device can be controlled through I<sup>2</sup>C or SPI bus. TAS2505 also includes an on-board LDO that runs off the speaker power supply to handle all internal device analog and digital power needs. The device also includes two analog inputs for mixing in speaker path.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Audio Analog I/O

The TAS2505 features a mono audio DAC. The TAS2505 can drive a speaker up to 4- $\Omega$  impedance.

## Feature Description (continued)

### 8.3.2 Audio DAC and Audio Analog Outputs

The mono audio DAC consists of a digital audio processing block, a digital interpolation filter, a digital delta-sigma modulator, and an analog reconstruction filter. The high oversampling ratio (normally DOSR is between 32 and 128) exhibits good dynamic range by ensuring that the quantization noise generated within the delta-sigma modulator stays outside of the audio frequency band. Audio analog outputs include mono class-D speaker outputs. Because the TAS2505 contains a mono DAC, it inputs the mono data from the left channel, the right channel, or a mix of the left and right channels as  $[(L + R) \div 2]$ , selected by page 0, register 63, bits D5–D4.

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

### 8.3.3 DAC

The TAS2505 mono audio DAC supports data rates from 8 kHz to 192 kHz. The audio channel of the mono DAC consists of a signal-processing engine with fixed processing blocks, a digital interpolation filter, multibit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and observed in the signal images strongly suppressed within the audio band to beyond 20 kHz. To handle multiple input rates and optimize power dissipation and performance, the TAS2505 allows the system designer to program the oversampling rates over a wide range from 1 to 1024 by configuring page 0, register 13 and page 0 / register 14. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The TAS2505 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the delta-sigma modulator. The interpolation filter can be chosen from three different types, depending on required frequency response, group delay, and sampling rate.

The DAC path of the TAS2505 features many options for signal conditioning and signal routing:

- Digital volume control with a range of –63.5 to +24 dB
- Mute function

In addition to the standard set of DAC features the TAS2505 also offers the following special features:

- Digital auto mute
- Adaptive filter mode

### 8.3.4 POR

TAS2505 has a POR (Power-On-Reset) function. This function insures that all registers are automatically set to defaults when a proper power up sequence is executed.

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

### 8.3.5 CLOCK Generation and PLL

The TAS2505 supports a wide range of options for generating clocks for the DAC sections as well as interface and other control blocks. The clocks for the DAC require a source reference clock. This clock can be provided on a variety of device pins, such as the MCLK, BCLK, or GPIO pins. The source reference clock for the codec can be chosen by programming the CODEC\_CLKIN value on page 0, register 4, bits D1–D0. The CODEC\_CLKIN can then be routed through highly-flexible clock dividers shown in Figure 2 through 7 in the [TAS2505 Application Reference Guide](#) to generate the various clocks required for the DAC and the Digital Effects section also found in the [TAS2505 Application Reference Guide](#) (SLAU472). In the event that the desired audio clocks cannot be generated from the reference clocks on MCLK, BCLK, or GPIO, the TAS2505 also provides the option of using the on-chip PLL which supports a wide range of fractional multiplication values to generate the required clocks. Starting from CODEC\_CLKIN, the TAS2505 provides several programmable clock dividers to help achieve a variety of sampling rates for the DAC and clocks for the Digital Effects sections.



## Feature Description (continued)

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

## 8.4 Device Functional Modes

### 8.4.1 Digital Pins

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are  $\overline{\text{RST}}$  LDO\_SEL and the SPI\_SEL pin, which are HW control pins. Depending on the state of SPI\_SEL, the two control-bus pins SCL/SSZ and SDA/MOSI are configured for either I<sup>2</sup>C or SPI protocol.

Other digital IO pins can be configured for various functions through register control. An overview of available functionality is given in [Multifunction Pins](#).

### 8.4.2 Analog Pins

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

### 8.4.3 Multifunction Pins

[Table 1](#) shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO).

**Table 1. Multifunction Pin Assignments**

		1	2	3	4	5	6	7
	PIN FUNCTION	MCLK	BCLK	WCLK	DIN	GPIO /DOUT	SCLK	MISO
A	PLL Input	S <sup>(1)</sup>	S <sup>(2)</sup>		E		S <sup>(3)</sup>	
B	Codec Clock Input	S <sup>(1)</sup> ,D <sup>(4)</sup>	S <sup>(2)</sup>				S <sup>(3)</sup>	
C	I <sup>2</sup> S BCLK input		S <sup>(2)</sup> ,D					
D	I <sup>2</sup> S BCLK output		E <sup>(5)</sup>					
E	I <sup>2</sup> S WCLK input			E, D				
F	I <sup>2</sup> S WCLK output			E				
G	I <sup>2</sup> S DIN				E, D			
I	General-Purpose Output I					E		
I	General-Purpose Output II							E
J	General-Purpose Input I				E			
J	General-Purpose Input II					E		
J	General-Purpose Input III						E	
K	INT1 output					E		E
L	INT2 output					E		E
M	Secondary I <sup>2</sup> S BCLK input					E	E	
N	Secondary I <sup>2</sup> S WCLK input					E	E	
O	Secondary I <sup>2</sup> S DIN					E	E	
P	Secondary I <sup>2</sup> S BCLK OUT					E		E
Q	Secondary I <sup>2</sup> S WCLK OUT					E		E
R	Secondary I <sup>2</sup> S DOUT							E
S	Aux Clock Output					E		E

(1) S<sup>(1)</sup>: The MCLK pin can drive the PLL and Codec Clock inputs **simultaneously**.

(2) S<sup>(2)</sup>: The BCLK pin can drive the PLL and Codec Clock and audio interface bit clock inputs **simultaneously**.

(3) S<sup>(3)</sup>: The GPIO/DOUT pin can drive the PLL and Codec Clock inputs **simultaneously**.

(4) D: Default Function

(5) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin. (If GPIO/DOUT has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time.)

## 8.4.4 Analog Signals

The TAS2505 analog signals consist of:

- Analog inputs AINR and AINL, which can be used to pass-through or mix analog signals to output stages
- Analog outputs class-D speaker driver providing output capability for the DAC, AINR, AINL, or a mix of the three

### 8.4.4.1 Analog Inputs AINL and AINR

AINL (pin 3 or C2) and AINR (pin 4 or B2) are inputs to Mixer P and Mixer M along with the DAC output. Also AINL and AINR can be configured inputs to HP driver. Page1 / register 12 provides control signals for determining the signals routed through Mixer P, Mixer M and HP driver. Input of Mixer P can be attenuated by Page1 / register 24, input of Mixer M can be attenuated by Page1 / register 25 and input of HP driver can be attenuated by Page1 / register 22. Also AINL and AINR can be configured to a monaural differential input with use Mixer P and Mixer M by Page1 / register 12 setting.

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

## 8.4.5 DAC Processing Blocks — Overview

The TAS2505 implements signal-processing capabilities and interpolation filtering through processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

The choices among these processing blocks allows the system designer to balance power conservation and signal-processing flexibility. [Table 2](#) gives an overview of all available processing blocks of the DAC channel and their properties. The resource-class column gives an approximate indication of power consumption for the digital (DVDD) supply; however, based on the out-of-band noise spectrum, the analog power consumption of the drivers (AVDD) may differ.

The signal-processing blocks available are:

- First-order IIR
- Scalable number of biquad filters

The processing blocks are tuned for common cases and can achieve high image rejection or low group delay in combination with various signal-processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients.

**Table 2. Overview – DAC Predefined Processing Blocks**

PROCESSING BLOCK NO.	INTERPOLATION FILTER	CHANNEL	FIRST-ORDER IIR AVAILABLE	NUMBER OF BIQUADS	RESOURCE CLASS
PRB_P1	A	Mono	Yes	6	6
PRB_P2	A	Mono	No	3	4
PRB_P3	B	Mono	Yes	6	4

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

## 8.4.6 Digital Mixing and Routing

The TAS2505 has four digital mixing blocks. Each mixer can provide either mixing or multiplexing of the digital audio data. The first mixer or multiplexer can be used to select input data for the mono DAC from left channel, right channel, or (left channel + right channel) / 2 mixing. This digital routing can be configured by writing to page 0, register 63, bits D5–D4.

## 8.4.7 Analog Audio Routing

The TAS2505 has the capability to route the DAC output to the speaker output. If desirable, both output drivers can be operated at the same time while playing at different volume levels. The TAS2505 provides various digital routing capabilities, allowing digital mixing or even channel swapping in the digital domain. All analog outputs other than the selected ones can be powered down for optimal power consumption.

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

### 8.4.8 5V LDO

The TAS2505 has a built-in LDO which can generate the analog supply (AVDD) also the digital supply (DVDD) from input voltage range of 2.7 V to 5.5 V with high PSRR. If combined power supply current is 50 mA or less, then this LDO can deliver power to both analog and digital power supplies. If the only speaker power supply is present and LDO Select pin is enabled, the LDO can power up without requiring other supplies. This LDO requires a minimum dropout voltage of 300 mV and can support load currents up to 50 mA. For stability reasons the LDO requires a minimum decoupling capacitor of 1  $\mu$ F ( $\pm 50\%$ ) on the analog supply (AVDD) pin and the digital supply (DVDD) pin. If use this LDO output voltage for the digital supply (DVDD) pin, the analog supply (AVDD) pin connected to the digital supply (DVDD) externally is required.

The LDO is by default powered down for low sleep mode currents and can be enabled driving the LDO\_SELECT pin to SPKVDD (speaker power supply). When the LDO is disabled the AVDD pin is tri-stated and the device AVDD needs to be powered using external supply. In that case the DVDD pin is also tri-stated and the device DVDD needs to be powered using external supply. The output voltage of this LDO can be adjusted to a few different values as given in the [Table 3](#).

**Table 3. AVDD LDO Settings**

Page-1, Register 2, D(5:4)	LDO Output
00	1.8 V
01	1.6 V
10	1.7 V
00	1.5 V

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

### 8.4.9 Digital Audio and Control Interface

#### 8.4.9.1 Digital Audio Interface

Audio data is transferred between the host processor and the TAS2505 via the digital audio data serial interface, or audio bus. The audio bus on this device is flexible, including left- or right-justified data options, support for I<sup>2</sup>S or PCM protocols, programmable data-length options, a TDM mode for multichannel operation, flexible master or slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

The audio bus of the TAS2505 can be configured for left- or right-justified, I<sup>2</sup>S, DSP, or TDM modes of operation, where communication with standard telephony PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring page 0, register 27, bits D5–D4. In addition, the word clock and bit clock can be independently configured in either master or slave mode for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected DAC sampling frequencies.

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

#### 8.4.9.2 Control Interface

The TAS2505 control interface supports SPI or I<sup>2</sup>C communication protocols, with the protocol selectable using the SPI\_SEL pin. For SPI, SPI\_SEL should be tied high; for I<sup>2</sup>C, SPI\_SEL should be tied low. TI does not recommend changing the state of SPI\_SEL during device operation.

##### 8.4.9.2.1 I<sup>2</sup>C Control Mode

The TAS2505 supports the I<sup>2</sup>C control protocol, and will respond to the I<sup>2</sup>C address of 0011 000. I<sup>2</sup>C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I<sup>2</sup>C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

## TAS2505

ZHCS328B –FEBRUARY 2013–REVISED NOVEMBER 2016

www.ti.com.cn

### 8.4.9.2.2 SPI Digital Interface

In the SPI control mode, the TAS2505 uses the pins SCL/SSZ=SSZ, SCLK=SCLK, MISO=MISO, SDA/MOSI=MOSI as a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TAS2505) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

### 8.4.9.3 Device Special Functions

- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

## 8.5 Register Map

**Table 4. Summary of Register Map**

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	0	0x00	0x00	Page Select Register
0	1	0x00	0x01	Software Reset Register
0	2 - 3	0x00	0x02 - 0x03	Reserved Registers
0	4	0x00	0x04	Clock Setting Register 1, Multiplexers
0	5	0x00	0x05	Clock Setting Register 2, PLL P and R Values
0	6	0x00	0x06	Clock Setting Register 3, PLL J Values
0	7	0x00	0x07	Clock Setting Register 4, PLL D Values (MSB)
0	8	0x00	0x08	Clock Setting Register 5, PLL D Values (LSB)
0	9 - 10	0x00	0x09 - 0x0A	Reserved Registers
0	11	0x00	0x0B	Clock Setting Register 6, NDAC Values
0	12	0x00	0x0C	Clock Setting Register 7, MDAC Values
0	13	0x00	0x0D	DAC OSR Setting Register 1, MSB Value
0	14	0x00	0x0E	DAC OSR Setting Register 2, LSB Value
0	15 - 24	0x00	0x0F - 0x18	Reserved Registers
0	25	0x00	0x19	Clock Setting Register 10, Multiplexers
0	26	0x00	0x1A	Clock Setting Register 11, CLKOUT M divider value
0	27	0x00	0x1B	Audio Interface Setting Register 1
0	28	0x00	0x1C	Audio Interface Setting Register 2, Data offset setting
0	29	0x00	0x1D	Audio Interface Setting Register 3
0	30	0x00	0x1E	Clock Setting Register 12, BCLK N Divider
0	31	0x00	0x1F	Audio Interface Setting Register 4, Secondary Audio Interface
0	32	0x00	0x20	Audio Interface Setting Register 5
0	33	0x00	0x21	Audio Interface Setting Register 6
0	34	0x00	0x22	Reserved Register
0	35 - 36	0x00	0x23 - 0x24	Reserved Registers
0	37	0x00	0x25	DAC Flag Register 1
0	38	0x00	0x26	DAC Flag Register 2
0	39-41	0x00	0x27-0x29	Reserved Registers
0	42	0x00	0x2A	Sticky Flag Register 1

## Register Map (continued)

**Table 4. Summary of Register Map (continued)**

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	43	0x00	0x2B	Interrupt Flag Register 1
0	44	0x00	0x2C	Sticky Flag Register 2
0	45	0x00	0x2D	Reserved Register
0	46	0x00	0x2E	Interrupt Flag Register 2
0	47	0x00	0x2F	Reserved Register
0	48	0x00	0x30	INT1 Interrupt Control Register
0	49	0x00	0x31	INT2 Interrupt Control Register
0	50-51	0x00	0x32-0x33	Reserved Registers
0	52	0x00	0x34	GPIO/DOUT Control Register
0	53	0x00	0x35	DOUT Function Control Register
0	54	0x00	0x36	DIN Function Control Register
0	55	0x00	0x37	MISO Function Control Register
0	56	0x00	0x38	SCLK/DMDIN2 Function Control Register
0	57-59	0x00	0x39-0x3B	Reserved Registers
0	60	0x00	0x3C	DAC Instruction Set
0	61 - 62	0x00	0x3D -0x3E	Reserved Registers
0	63	0x00	0x3F	DAC Channel Setup Register 1
0	64	0x00	0x40	DAC Channel Setup Register 2
0	65	0x00	0x41	DAC Channel Digital Volume Control Register
0	66 - 80	0x00	0x42 - 0x50	Reserved Registers
0	81	0x00	0x51	Dig_Mic Control Register
0	82 - 127	0x00	0x52 - 0x7F	Reserved Registers
1	0	0x01	0x00	Page Select Register
1	1	0x01	0x01	REF, POR and LDO BGAP Control Register
1	2	0x01	0x02	LDO Control Register
1	3	0x01	0x03	Playback Configuration Register 1
1	4 - 7	0x01	0x04 - 0x07	Reserved Registers
1	8	0x01	0x08	DAC PGA Control Register
1	9	0x01	0x09	Output Drivers, AINL, AINR, Control Register
1	10	0x01	0x0A	Common Mode Control Register
1	11	0x01	0x0B	HP Over Current Protection Configuration Register
1	12	0x01	0x0C	HP Routing Selection Register
1	13 - 15	0x01	0x0D - 0x0F	Reserved Registers
1	16	0x01	0x10	Reserved Registers
1	17 - 19	0x01	0x11 - 0x13	Reserved Registers
1	20	0x01	0x14	Reserved Registers
1	21	0x01	0x15	Reserved Register
1	22	0x01	0x16	Reserved Registers
1	23	0x01	0x17	Reserved Register
1	24	0x01	0x18	AINL Volume Control Register
1	25	0x01	0x19	AINR Volume Control Register
1	26 - 44	0x01	0x1A - 0x2C	Reserved Registers
1	45	0x01	0x2D	Speaker Amplifier Control 1
1	46	0x01	0x2E	Speaker Volume Control Register
1	47	0x01	0x2F	Reserved Register

**Register Map (continued)**
**Table 4. Summary of Register Map (continued)**


Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
1	48	0x01	0x30	Speaker Amplifier Volume Control 2
1	49 - 62	0x01	0x31 - 0x3E	Right MICPGA Positive Terminal Input Routing Configuration Register
1	64 - 121	0x01	0x40 - 0x79	Reserved Registers
1	122	0x01	0x7A	Reference Power Up Delay
1	123 - 127	0x01	0x7B - 0x7F	Reserved Registers
2 - 43	0 - 127	0x02 - 0x2B	0x00 - 0x7F	Reserved Registers
44	0	0x2C	0x00	Page Select Register
44	1	0x2C	0x01	DAC Adaptive Filter Configuration Register
44	2 - 7	0x2C	0x02 - 0x07	Reserved
44	8 - 127	0x2C	0x08 - 0x7F	DAC Coefficients Buffer-A C(0:29)
45 - 52	0	0x2D-0x34	0x00	Page Select Register
45 - 52	1 - 7	0x2D-0x34	0x01 - 0x07	Reserved.
45 - 52	8 - 127	0x2D-0x34	0x08 - 0x7F	DAC Coefficients Buffer-A C(30:255)
53 - 61	0 - 127	0x35 - 0x3D	0x00 - 0x7F	Reserved Registers
62 - 70	0	0x3E-0x46	0x00	Page Select Register
62 - 70	1 - 7	0x3E-0x46	0x01 - 0x07	Reserved Registers
62 - 70	8 - 127	0x3E-0x46	0x08 - 0x7F	DAC Coefficients Buffer-B C(0:255)
71 - 255	0 - 127	0x47 - 0x7F	0x00 - 0x7F	Reserved Registers

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

The TAS2505 is a digital or analog input Class-D audio power amplifier. This device include an internal LDO that can be used to supply the analog and digital internal supply rails. Below are shown different setups that show the features of the TAS2505.

### 9.2.1 Typical Configuration



**Figure 18. Typical Circuit Configuration**

## Typical Applications (continued)

### 9.2.1.1 Design Requirements

Table 5 shows the design parameters.

**Table 5. Design Parameters**

PARAMETER	EXAMPLE VALUE
Audio input	Digital Audio (I <sup>2</sup> S), Analog Audio AINx
Internal LDO	Not used
Speaker	8-Ω or 4-Ω

### 9.2.1.2 Detailed Design Procedure

In this application, the device is able to use both digital and analog inputs, working in mono output by summing left and right analog inputs and output from DAC and routing this signal into the speaker output.



The internal LDO is not used in this application because the LDO\_SEL pin is tied to GND. External 1.8-V supply is used to power AVDD and DVDD. IOVDD can be supplied by voltages between 1.1 V and 3.6 V which lets the system to use conventional 1.8-V or 3.3-V supplies. The SPKVDD can be connected to voltages between 2.7 V and 5.5 V, although it is usually supplied by a 5-V voltage.

Decoupling capacitors should be used at all the supply lines. TI recommends using 0.1-μF, 10-μF, and 22-μF capacitors for a better system performance.


Decoupling series capacitors must be used at the analog input.

All grounds are tied together; route analog and digital paths are separated to avoid interference.

### 9.2.1.3 Application Curves








**Figure 21. Total Harmonic Distortion + Noise vs HP Power**

## 9.2.2 Circuit Configuration With Internal LDO



Copyright © 2016, Texas Instruments Incorporated

**Figure 22. Application Schematics for LDO**

### 9.2.2.1 Design Requirements

Table 6 shows the design parameters.

**Table 6. Design Parameters**

PARAMETER	EXAMPLE VALUE
Audio input	Digital Audio (I <sup>2</sup> S), Analog Audio AINx
Internal LDO	Used
Speaker	8-Ω or 4-Ω

## 10 Power Supply Recommendations

The TAS2505 integrates a large amount of digital and analog functionality, and each of these blocks can be powered separately to enable the system to select appropriate power supplies for desired performance and power consumption. The device has separate power domains for digital IO, digital core, analog core, analog input and speaker drivers. If desired, all of the supplies (except for the supplies for speaker drivers, which can directly connect to the battery) can be connected together and be supplied from one source in the range of 1.65 to 1.95 V. Individually, the IOVDD voltage can be supplied in the range of 1.1 V to 3.6 V. For improved power efficiency, the digital core power supply can range from 1.26 V to 1.95 V. The analog core supply can either be derived from the internal LDO accepting an SPKVDD voltage in the range of 2.7 V to 5.5 V, or the AVDD pin can directly be driven with a voltage in the range of 1.5 V to 1.95 V. The speaker driver voltages (SPKVDD) can range from 2.7 V to 5.5 V.


For more detailed information see the [TAS2505 Application Reference Guide](#) (SLAU472).

## 11 Layout

### 11.1 Layout Guidelines

- If the analog input, AINR and AINL, are:
  - Used, analog input traces must be routed symmetrically for true differential performance.
  - Used, do not run analog input traces parallel to digital lines.
  - Used, they must be AC-coupled.
  - Not used, they must be shorted together.
- Use a ground plane with multiple vias for each terminal to create a low-impedance connection to GND for minimum ground noise.
- Use supply decoupling capacitors.

### 11.2 Layout Example



**Figure 23. Layout Diagram**

## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

请参阅如下相关文档：

[TAS2505 应用参考指南 \(SLAU472\)](#)

### 12.2 接收文档更新通知

要接收文档更新通知，请导航至德州仪器 [TI.com.cn](#) 上的器件产品文件夹。请单击右上角的 [通知我](#) 进行注册，即可收到任意产品信息更改每周摘要。有关更改的详细信息，请查看任意已修订文档中包含的修订历史记录。

### 12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参阅左侧的导航栏。

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TAS2505IRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TAS 2505	<a href="#">Samples</a>
TAS2505IRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TAS 2505	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS2505IRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TAS2505IRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS2505IRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TAS2505IRGET	VQFN	RGE	24	250	210.0	185.0	35.0



**RGE 24**

**GENERIC PACKAGE VIEW**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4204104/H



## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

**VQFN - 1 mm max height**


Mechanical drawing of a square microchip package. The overall width and height are both labeled as (3.825). A central square area is defined by a dashed line with a width of (□2.7). Pin locations are indicated by circles and numbered: 24, 19, 18, 13, 12, 7, 6, and 25. Dimensions include 24X (0.58), 24X (0.24), 20X (0.5), SYMM, (Ø0.2) VIA TYP, (R0.05), 2X (1.1), and 2X(1.1).

The diagram illustrates two methods for defining a solder mask opening on a metal pad:

- NON SOLDER MASK DEFINED (PREFERRED):** This method shows a metal pad (blue outline) with a solder mask opening (green outline). The dimension is specified as **0.07 MAX ALL AROUND**, indicating the maximum clearance between the metal and the solder mask.
- SOLDER MASK DEFINED:** This method shows a metal pad (blue outline) with a solder mask opening (green outline). The dimension is specified as **0.07 MIN ALL AROUND**, indicating the minimum clearance between the metal and the solder mask.

**SOLDER MASK DETAILS**

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 78% PRINTED COVERAGE BY AREA  
 SCALE: 20X

4219016 / A 08/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司