
- Single or Dual-Supply Operation
- Wide Range of Supply Voltages 2 V to 18 V
- Low Supply Current Drain 150 μA Typ at 5 V
- Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
- Built-in ESD Protection
- High Input Impedance . . . 10<sup>12</sup> Ω Typ
- Extremely Low Input Bias Current 5 pA Typ
- Ultrastable Low Input Offset Voltage
- Input Offset Voltage Change at Worst-Case Input Conditions Typically 0.23 μV/Month, Including the First 30 Days
- Common-Mode Input Voltage Range Includes Ground
- Output Compatible With TTL, MOS, and CMOS
- Pin-Compatible With LM393

#### description


This device is fabricated using LinCMOS<sup>TM</sup> technology and consists of two independent voltage comparators, each designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 2 V to 18 V. Each device features extremely high input impedance (typically greater than  $10^{12}~\Omega$ ), allowing direct interfacing with high-impedance sources. The outputs are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships.

The TLC372 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 1000-V ESD rating using human body model testing. However, care should be exercised in handling this device as exposure to ESD may result in a degradation of the device parametric performance.


TLC372C, TLC372I, TLC372M, TLC372Q D, P, OR PW PACKAGE TLC372M . . . JG PACKAGE (TOP VIEW)




TLC372M . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



#### symbol (each comparator)



The TLC372C is characterized for operation from 0°C to 70°C. The TLC372I is characterized for operation from –40°C to 85°C. The TLC372M is characterized for operation over the full military temperature range of –55°C to 125°C. The TLC372Q is characterized for operation from –40°C to 125°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinCMOS is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.



#### equivalent schematic (each comparator)



#### AVAILABLE OPTIONS(1)

				PACKAGEI	DEVICES		
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D) <sup>(2)</sup>	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)	CERAMIC FLAT PACK (U)
0°C to 70°C	5 mV	TLC372CD	_	_	TLC372CP	TLC372CPW	_
-40°C to 85°C	5 mV	TLC372ID	_	_	TLC372IP	_	_
-55°C to 125°C	5 mV	TLC372MD	TLC372MFK	TLC372MJG	TLC372MP	_	TLC372MU
-40°C to 125°C	5 mV	TLC372QD	_	_	TLC372QP	_	_

<sup>1.</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.



<sup>2.</sup> The D packages are available taped and reeled. Add R suffix to device type (e.g., TLC372CDR).

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

upply voltage, V <sub>DD</sub> (see Note 1)	18 V
ifferential input $\overline{\mathrm{voltage}},\mathrm{V_{ID}}$ (see Note 2) $$	18 V
put voltage range, V <sub>I</sub> –0.3 V to	18 V
utput voltage, V <sub>O</sub>	18 V
put current, I <sub>1</sub> ±	
utput current, I <sub>O</sub>	
uration of output short circuit to ground (see Note 3)unlin	nited
ackage thermal impedance, $\theta_{JA}$ (see Notes 6 and 7): D package 97.1°	C/W
P package 84.6°	C/W
PW package149°	
ackage thermal impedance, $ heta_{JC}$ (see Notes 6 and 7): FK package $$	
JG package 14.5°	C/W
U package 14.7°	
perating free-air temperature range, T <sub>A</sub> : TLC372C0°C to 7	
TLC372I –40°C to	85°C
TLC372M –55°C to 1	
TLC372Q –40°C to 1	
torage temperature range–65°C to 1	
ase temperature for 60 seconds: FK package	
ead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW package	
ead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG or U package	00°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 3. All voltage values except differential voltages are with respect to network ground.

- 4. Differential voltages are at IN+ with respect to IN -.
- 5. Short circuits from outputs to  $V_{\mbox{DD}}$  can cause excessive heating and eventual device destruction.
- 6. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- 7. The package thermal impedance is calculated in accordance with JESD 51-7 (plastic) or MIL-STD-883 Method 1012 (ceramic).

#### recommended operating conditions

		TLC3	72C	TLC	372I	TLC3	72M	TLC3	72Q	LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		3	16	3	16	4	16	4	16	V
Occurred to investment of	$V_{DD} = 5 V$	0	3.5	0	3.5	0	3.5	0	3.5	.,
Common-mode input voltage, V <sub>IC</sub>	V <sub>DD</sub> = 10 V	0	8.5	0	8.5	0	8.5	0	8.5	V
Operating free-air temperature, TA		0	70	-40	85	-55	125	-40	125	°C

Template Release Date: 7–11–94

# **TLC372**

# **LinCMOS™ DUAL DIFFERENTIAL COMPARATORS**

SLCS114E - NOVEMBER 1983 - REVISED JULY 2008

	O N N O N O	SNOITIGNOOTSEE	+,	TLC372C	TLC372I	TLC372M, TLC372Q	
	LANAMETER	EST CONDITIONS	'A'	MIN TYP MAX	MIN TYP MAX	MIN TYP MAX	ONI
>			25°C	1 5	1 5	1 5	7,1
<u>0</u> >	Input offset voltage	VIC = VICRMIN, See Note 4	Full range	9:9	7	10	۸W
_	7		25°C	1	1	1	bA
	Input offset current		MAX	6.0	_	10	NA
_	-		25°C	9	2	5	bA
<u>B</u>	input bias current		MAX	9.0	2	20	nA
>	Common-mode input		25°C	0 to V <sub>DD</sub> -1	0 to VDD-1	0 to VDD-1	>
VICR			Full range	0 to V <sub>DD</sub> -1.5	0 to VDD-1.5	0 to VDD-1.5	>
_		$\Lambda G = HOV$	25°C	0.1	0.1	0.1	NA
H <sub>O</sub>	High-level output current $V_{ID} = 1 \text{ V}$	VID = 1 V VOH = 15 V	Full range	1	1	3	μА
	7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 -		25°C	150 400	150 400	150 400	7,1
NOL	Low-level output voltage	VID = −1 V, IOL = 4 mA	Full range	002	002	200	۸W
lor	Low-level output current	$V_{ID} = -1 \text{ V}, \qquad V_{OL} = 1.5 \text{ V}$	25°C	9 16	6 16	6 16	mA
4	Supply current	V 1 - 7 V	25°C	150 300	150 300	150 300	
ეი <sub>.</sub>	(two comparators)	VID = 1 V, NO 1080	Full range	400	400	400	<u>S</u> .
+ ∆II 2	w boarractor are activities w	All characterises are modering with sore common mode input voltage unlace otherwise protect Eull rapge in 00 to 70°C for TL C2720 10°C for TL C2720 200 for TL C2721 and EE°C to	woodto othori	is and Full range is 0°C	10 70°C for TI C370°C	C to 85°C for TI C3721 an	4 55°C to

<sup>7</sup> All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC372C, -40°C to 85°C for TLC372I, and -55°C to 125°C for TLC372M and –40°C to 125°C for TLC372Q. IMPORTANT: See Parameter Measurement Information.

# switching characteristics, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST C	TEST CONDITIONS	MIN	TYP MAX	UNIT
Bosson time	connected to 5 V through 5.1 kΩ, C <sub>I</sub> = 15 pF $^{\ddagger}$ ,	100-mV input step with 5-mV overdrive	9	020	ç
Seponse mile	ee Note 5	TTL-level input step	3	200	2

<sup>‡</sup> CL includes probe and jig capacitance.

NOTE 9: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

electrical characteristics at specified free-air temperature,  $\mathsf{V}_{\mathsf{DD}}$  = 5 V (unless otherwise noted)

The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-kΩ resistor between the output and VDD. They can be verified by applying the limit value to the input and checking for the appropriate output state.

# electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	DADAMETER		n = 1 = 1 = 1	TL	.C372Y		
	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	V <sub>IC</sub> = V <sub>ICR</sub> min,	See Note 4		1	5	mV
IIO	Input offset current				1		pA
I <sub>IB</sub>	Input bias current				5		pA
VICR	Common-mode input voltage range			0 to V <sub>DD</sub> –1			V
ІОН	High-level output current	V <sub>ID</sub> = 1 V,	V <sub>OH</sub> = 5 V		0.1		nA
VOL	Low-level output voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 4 \text{ mA}$		150	400	mV
IOL	Low-level output current	$V_{ID} = -1 V$ ,	V <sub>OL</sub> = 1.5 V	6	16	·	mA
I <sub>DD</sub>	Supply current (two comparators)	V <sub>ID</sub> = 1 V,	No load		150	300	μΑ

<sup>†</sup> All characteristics are measured with zero common-mode input voltage unless otherwise noted. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-kΩ resistor between the output and V<sub>DD</sub>. They can be verified by applying the limit value to the input and checking for the appropriate output state.

#### PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLC372 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V<sub>ICR</sub> test, rather than changing the input voltages, to provide greater accuracy.




Figure 1. Method for Verifying That Input Offset Voltage is Within Specified Limits

#### PARAMETER MEASUREMENT INFORMATION

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator into the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.






Figure 2. Circuit for Input Offset Voltage Measurement



#### PARAMETER MEASUREMENT INFORMATION

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time, low-to-high level output, is measured from the leading edge of the input pulse, while response time, high-to-low level output, is measured from the trailing edge of the input pulse. Response-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input as shown in Figure 3, so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.





NOTE A: CL includes probe and jig capacitance.

Figure 3. Response, Rise, and Fall Times Circuit and Voltage Waveforms

#### PRINCIPLES OF OPERATION

#### LinCMOS™ process

The LinCMOS<sup>™</sup> process is a Linear polysilicon-gate complementary-MOS process. Primarily designed for single-supply applications, LinCMOS<sup>™</sup> products facilitate the design of a wide range of high-performance analog functions, from operational amplifiers to complex mixed-mode converters.

While digital designers are experienced with CMOS, MOS technologies are relatively new for analog designers. This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS™ products. Further questions should be directed to the nearest Texas Instruments field sales office.

#### electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g. during board assembly. If a circuit in which one amplifier from a dual operational amplifier is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage buildup, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than the normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, Texas Instruments design engineers developed the patented ESD-protection circuit shown in Figure 4. This circuit can withstand several successive 1-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of Texas Instruments's ESD- protection circuit is presented on the next page.

All input and output pins on LinCMOS and Advanced LinCMOS $^{\text{TM}}$  products have associated ESD-protection circuitry that undergoes qualification testing to withstand 1000 V discharged from a 100-pF capacitor through a 1500- $\Omega$  resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 4. LinCMOS™ ESD-Protection Schematic

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.



#### PRINCIPLES OF OPERATION

#### input protection circuit operation

Texas Instruments' patented protection circuitry allows for both positive-and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

#### positive ESD transients

Initial positive charged energy is shunted through Q1 to  $V_{SS}$ . Q1 turns on when the voltage at the input rises above the voltage on the  $V_{DD}$  pin by a value equal to the  $V_{EB}$  of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 forces the voltage at the drain and gate of Q2 to exceed its threshold level ( $V_T \sim 22$  V to 26 V) and turn Q2 on. The shunted input current through Q1 to  $V_{SS}$  is now shunted through the n-channel enhancement-type MOSFET Q2 to  $V_{SS}$ . If the voltage on the input pin continues to rise, the breakdown voltage of the zener diode D3 is exceeded, and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 V to 27 V, which is well below the gate oxide voltage of the circuit to be protected.

#### negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward biased. The voltage seen by the protected circuit is -0.3 V to -1 V (the forward voltage of D1 and D2).

#### circuit-design considerations

LinCMOS<sup>TM</sup> products are being used in actual circuit environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed  $V_{ICR}$  and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is  $\pm 5$  mA. Figure 5 and Figure 6 show typical characteristics for input voltage versus input current.


Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. Again, the input current should be externally limited even though internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limits the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This base current is forced into the  $V_{DD}$  pin and into the device  $V_{DD}$  or the  $V_{DD}$  supply through R2 producing the current limiting effects shown in Figure 5. This internal limiting lasts only as long as the input voltage is below the  $V_{T}$  of Q2.

When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2 and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 7).



#### PRINCIPLES OF OPERATION

#### circuit-design considerations (continued)



NOTE A: If the correct output state is required when the negative input is less than GND, a schottky clamp is required.

Figure 7. Typical Input Current-Limiting Configuration for a LinCMOS™ Comparator



www.ti.com 28-Mar-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87658012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87658012A TLC372MFKB	Samples
5962-8765801PA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8765801PA TLC372M	Samples
5962-9554901NXD	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	Q372M	Samples
5962-9554901NXDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	Q372M	Samples
TLC372CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	372C	Samples
TLC372CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	372C	Samples
TLC372CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	372C	Samples
TLC372CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC372CP	Samples
TLC372CPS	ACTIVE	SO	PS	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	P372	Samples
TLC372CPSG4	ACTIVE	so	PS	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	P372	Samples
TLC372CPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	P372	Samples
TLC372CPSRG4	ACTIVE	so	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	P372	Samples
TLC372CPW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	P372	Samples
TLC372CPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	P372	Samples
TLC372CPWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	P372	Samples
TLC372ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3721	Samples
TLC372IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3721	Samples
TLC372IDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3721	Samples
TLC372IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TLC372IP	Samples

28-Mar-2021



www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC372MD	ACTIVE	SOIC	D	8	75	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-55 to 125	372M	Samples
TLC372MDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		372M	Samples
TLC372MDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	372M	Samples
TLC372MDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		372M	Samples
TLC372MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87658012A TLC372MFKB	Samples
TLC372MJG	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TLC372MJG	Samples
TLC372MJGB	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8765801PA TLC372M	Samples
TLC372MP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	TLC372MP	Samples
TLC372MUB	ACTIVE	CFP	U	10	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TLC372MUB	Samples
TLC372QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	372Q	Samples
TLC372QDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	372Q	Samples
TLC372QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	372Q	Samples

**NIPDAU** 

Level-1-260C-UNLIM

-40 to 125

372Q

Samples

TLC372QDRG4

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

SOIC

D

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

2500

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**ACTIVE** 

RoHS & Green

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(1)</sup> The marketing status values are defined as follows:

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 28-Mar-2021

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLC372, TLC372M:

Catalog: TLC372

Enhanced Product: TLC372-EP, TLC372-EP

Military: TLC372M

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020


#### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
5962-9554901NXDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC372CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC372CPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.5	12.0	16.0	Q1
TLC372CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC372IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC372MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC372MDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC372QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 30-Dec-2020




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
5962-9554901NXDR	SOIC	D	8	2500	350.0	350.0	43.0
TLC372CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC372CPSR	SO	PS	8	2000	853.0	449.0	35.0
TLC372CPWR	TSSOP	PW	8	2000	853.0	449.0	35.0
TLC372IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC372MDR	SOIC	D	8	2500	350.0	350.0	43.0
TLC372MDRG4	SOIC	D	8	2500	350.0	350.0	43.0
TLC372QDR	SOIC	D	8	2500	350.0	350.0	43.0



CERAMIC FLATPACK



- 1. All linear dimensions are in inches. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# PS (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated