



# OPAx330 50- $\mu$ V $V_{OS}$ , 0.25- $\mu$ V/ $^{\circ}$ C, 35- $\mu$ A CMOS Operational Amplifiers Zero-Drift Series

## 1 Features

- Unmatched Price Performance
- Low Offset Voltage: 50  $\mu$ V (Maximum)
- Zero Drift: 0.25  $\mu$ V/ $^{\circ}$ C (Maximum)
- Low Noise: 1.1  $\mu$ V<sub>PP</sub>, 0.1 Hz to 10 Hz
- Quiescent Current: 35  $\mu$ A (Maximum)
- Supply Voltage: 1.8 V to 5.5 V
- Rail-to-Rail Input and Output
- Internal EMI Filtering
- *micro*Size Packages: DSBGA, SC70, VQFN

## 2 Applications


- Battery-Powered Instruments
- Temperature Measurements
- Transducer Applications
- Electronic Scales
- Medical Instrumentation
- Handheld Test Equipment
- Current Sense

## 3 Description

The OPA330 series of CMOS operational amplifiers offer precision performance at a very competitive price. These devices are members of the Zero-Drift family of amplifiers which use a proprietary auto-calibration technique to simultaneously provide low offset voltage (50- $\mu$ V maximum) and near-zero drift over time and temperature at only 35  $\mu$ A (maximum) of quiescent current. The OPA330 family features rail-to-rail input and output in addition to near-flat 1/f noise, making this amplifier ideal for many applications and much easier to design into a system. These devices are optimized for low-voltage operation as low as 1.8 V ( $\pm$ 0.9 V) and up to 5.5 V ( $\pm$ 2.75 V).

The OPA330 (single version) is available in the 5-pin DSBGA, 5-pin SC70, 5-pin SOT-23, and 8-pin SOIC packages. The OPA2330 (dual version) is offered in 3 mm  $\times$  3 mm, 8-pin SON, 8-pin VSSOP, and 8-pin SOIC packages. The OPA4330 is offered in the standard 14-pin SOIC and 14-pin TSSOP packages, as well as in the space-saving 14-pin VQFN package. All versions are specified for operation from  $-40^{\circ}$ C to  $125^{\circ}$ C.

### Bidirectional, Low-Side Current Sense



Copyright © 2016, Texas Instruments Incorporated

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA330	SOIC (8)	4.90 mm $\times$ 3.91 mm
	SOT (5)	2.90 mm $\times$ 1.60 mm
	SC70 (5)	2.00 mm $\times$ 1.25 mm
	DSBGA (5)	0.00 mm $\times$ 0.00 mm
OPA2330	SOIC (8)	4.90 mm $\times$ 3.91 mm
	VSSOP (8)	3.00 mm $\times$ 3.00 mm
	SON (8)	3.00 mm $\times$ 3.00 mm
OPA4330	SOIC (14)	8.65 mm $\times$ 3.91 mm
	TSSOP (14)	5.00 mm $\times$ 4.40 mm
	VQFN (14)	3.50 mm $\times$ 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.4 Device Functional Modes.....	<b>14</b>
<b>2 Applications</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>15</b>
<b>3 Description</b> .....	<b>1</b>	9.1 Application Information.....	<b>15</b>
<b>4 Revision History</b> .....	<b>2</b>	9.2 Typical Application .....	<b>17</b>
<b>5 Device Comparison Table</b> .....	<b>4</b>	9.3 System Examples .....	<b>19</b>
<b>6 Pin Configurations and Functions</b> .....	<b>4</b>	<b>10 Power Supply Recommendations</b> .....	<b>20</b>
<b>7 Specifications</b> .....	<b>7</b>	<b>11 Layout</b> .....	<b>21</b>
7.1 Absolute Maximum Ratings .....	<b>7</b>	11.1 Layout Guidelines .....	<b>21</b>
7.2 ESD Ratings.....	<b>7</b>	11.2 Layout Example .....	<b>22</b>
7.3 Recommended Operating Conditions.....	<b>7</b>	<b>12 Device and Documentation Support</b> .....	<b>23</b>
7.4 Thermal Information: OPA330 .....	<b>8</b>	12.1 Device Support .....	<b>23</b>
7.5 Thermal Information: OPA2330 .....	<b>8</b>	12.2 Documentation Support .....	<b>24</b>
7.6 Thermal Information: OPA4330 .....	<b>8</b>	12.3 Related Links .....	<b>24</b>
7.7 Electrical Characteristics.....	<b>9</b>	12.4 Receiving Notification of Documentation Updates	<b>24</b>
7.8 Typical Characteristics.....	<b>10</b>	12.5 Community Resources.....	<b>24</b>
<b>8 Detailed Description</b> .....	<b>14</b>	12.6 Trademarks .....	<b>24</b>
8.1 Overview .....	<b>14</b>	12.7 Electrostatic Discharge Caution.....	<b>24</b>
8.2 Functional Block Diagram .....	<b>14</b>	12.8 Glossary .....	<b>24</b>
8.3 Feature Description.....	<b>14</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>25</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (June 2016) to Revision G	Page
• Changed <i>Pin Functions: OPA330</i> so each pin has a separate row .....	<b>4</b>
• Changed position of Input Voltage Range, <i>CMRR</i> parameter specification values in <i>Electrical Characteristics</i> table.....	<b>9</b>
• Changed position of Open-Loop Gain, <i>A<sub>OL</sub></i> parameter specification values in <i>Electrical Characteristics</i> table .....	<b>9</b>

Changes from Revision E (February 2011) to Revision F	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	<b>1</b>
• Added current package designators to second paragraph of <i>Description</i> section .....	<b>1</b>
• Removed <i>Package Information</i> table, see POA at the end of the datasheet.....	<b>1</b>
• Changed <i>Product Family Package Comparison</i> table to <i>Device Comparison</i> table; moved from page 1 of document.....	<b>4</b>

Changes from Revision D (June 2010) to Revision E	Page
• Changed document status from Mixed Status to Production Data .....	<b>1</b>
• Deleted footnote 2 from the Package Information table .....	<b>1</b>
• Added remaining thermal information data.....	<b>8</b>

**Changes from Revision C (October 2009) to Revision D**
**Page**

• Added last <i>Applications</i> bullet.....	1
• Deleted footnote 2 and shading from all packages except QFN-14; moved WCSP-5, SOIC-14, and TSSOP-14 packages to Production Data status; and added package marking information to Package Information table .....	1
• Deleted footnote 1 from Product Family Package Comparison table .....	4
• Moved TSSOP-14 thermal resistance to MSOP-8, SOIC-8 thermal resistance parameter in Electrical Characteristics table .....	9
• Deleted SOIC-14 and QFN-14 rows from Temperature Range section in Electrical Characteristics table .....	9
• Added <i>OPA330YFF</i> , <i>OPA4330</i> Input Bias Current parameter to Electrical Characteristics table .....	9
• Added Input Voltage Range, <i>OPA330YFF</i> , <i>OPA4330 Common-Mode Rejection Ratio</i> parameter to Electrical Characteristics table .....	9

## OPA330, OPA2330, OPA4330

SBOS432G –AUGUST 2008–REVISED AUGUST 2016


www.ti.com

## 5 Device Comparison Table

DEVICE	NO OF CHANNELS	PACKAGE-LEADS							
		DSBGA	SOIC	SOT	SC70	VSSOP	SON	VQFN	TSSOP
OPA330	1	5	8	5	5	—	—	—	—
OPA2330	2	—	8	—	—	8	8	—	—
OPA4330	4	—	14	—	—	—	—	14	14


## 6 Pin Configurations and Functions

**OPA330: D Package  
8-Pin SOIC  
Top View**




(1) NC denotes no internal connection.


**OPA330: DCK Package  
5-Pin SC70  
Top View**



**OPA330: YFF Package  
5-Pin DSBGA  
Top View**




**OPA330: DBV Package  
5-Pin SOT-23  
Top View**




### Pin Functions: OPA330

PIN					I/O	DESCRIPTION
NAME	SOIC	SOT-23	SC70	DSBGA		
-IN	2	4	3	C1	I	Negative (inverting) input
+IN	3	3	1	A1	I	Positive (noninverting) input
NC	1, 5, 8	—	—	—	—	No internal connection (can be left floating)
OUT	6	1	4	C3	O	Output
V-	4	2	2	—	—	Negative (lowest) power supply
V+	7	5	5	—	—	Positive (highest) power supply
V <sub>S-</sub>	—	—	—	B2	—	Negative (lowest) power supply
V <sub>S+</sub>	—	—	—	A3	—	Positive (highest) power supply

**OPA2330: D and DGK Packages  
8-Pin SOIC and 8-Pin VSSOP  
Top View**



**OPA2330: DRB Package  
8-Pin SON  
Top View**






(1) Connect thermal die pad to V-.

**Pin Functions: OPA2330**

PIN			I/O	DESCRIPTION
NAME	SOIC, VSSOP	SON		
-IN A	2	2	I	Negative (inverting) input signal, channel A
+IN A	3	3	I	Positive (noninverting) input signal, channel A
-IN B	6	6	I	Negative (inverting) input signal, channel B
+IN B	5	5	I	Positive (noninverting) input signal, channel B
OUT A	1	1	O	Output channel A
OUT B	7	7	O	Output channel B
V-	4	4	—	Negative (lowest) power supply
V+	8	8	—	Positive (highest) power supply

**OPA330, OPA2330, OPA4330**

SBOS432G –AUGUST 2008–REVISED AUGUST 2016

[www.ti.com](http://www.ti.com)


(1) Connect thermal die pad to V-.

**Pin Functions: OPA4330**

PIN				I/O	DESCRIPTION
NAME	SOIC	TSSOP	VQFN		
-IN A	2	2	2	I	Negative (inverting) input signal, channel A
+IN A	3	3	3	I	Positive (noninverting) input signal, channel A
-IN B	6	6	6	I	Negative (inverting) input signal, channel B
+IN B	5	5	5	I	Positive (noninverting) input signal, channel B
-IN C	9	9	9	I	Negative (inverting) input signal, channel C
+IN C	10	10	10	I	Positive (noninverting) input signal, channel C
-IN D	13	13	13	I	Negative (inverting) input signal, channel D
+IN D	12	12	12	I	Positive (noninverting) input signal, channel D
OUT A	1	1	1	O	Output channel A
OUT B	7	7	7	O	Output channel B
OUT C	8	8	8	O	Output channel C
OUT D	14	14	14	O	Output channel D
V-	11	11	11	—	Negative (lowest) power supply
V+	4	4	4	—	Positive (highest) power supply

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Supply, $V_S = (V+) - (V-)$		7	V
	Signal input terminals <sup>(2)</sup> (TBD should terminal be pin?)	(V-) -0.3	(V+) + 0.3	V
Current	Signal input terminals <sup>(2)</sup>	-10	10	mA
	Output short-circuit <sup>(3)</sup>	Continuous		
Temperature	Operating range, $T_A$	-40	150	°C
	Junction, $T_J$		150	°C
	Storage, $T_{stg}$	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less.
- (3) Short-circuit to ground, one amplifier per package.

### 7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	
	Machine model (MM)	±400	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
(V+) - (V-)	Supply voltage	±0.9 (1.8)	±2.5 (5)	±2.75 (5.5)	V
$T_A$	Specified temperature	-40	25	125	°C

## OPA330, OPA2330, OPA4330

SBOS432G – AUGUST 2008 – REVISED AUGUST 2016

www.ti.com

### 7.4 Thermal Information: OPA330

THERMAL METRIC <sup>(1)</sup>	OPA330				UNIT
	D (SOIC)	DBV (SOT-23)	DCK (SC70)	YFF (DSBGA)	
	8 PINS	5 PINS	5 PINS	5 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	140.1	220.8	298.4	130	°C/W
R <sub>θJC(top)</sub> Junction-to-case (top) thermal resistance	89.8	97.5	65.4	54	°C/W
R <sub>θJB</sub> Junction-to-board thermal resistance	80.6	61.7	97.1	51	°C/W
ψ <sub>JT</sub> Junction-to-top characterization parameter	28.7	7.6	0.8	1	°C/W
ψ <sub>JB</sub> Junction-to-board characterization parameter	80.1	61.1	95.5	50	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 7.5 Thermal Information: OPA2330

THERMAL METRIC <sup>(1)</sup>	OPA2330			UNIT
	D (SOIC)	DGK (VSSOP)	DRB (SON)	
	8 PINS	8 PINS	8 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	124	180.3	46.7	°C/W
R <sub>θJC(top)</sub> Junction-to-case (top) thermal resistance	73.7	48.1	26.3	°C/W
R <sub>θJB</sub> Junction-to-board thermal resistance	64.4	100.9	22.2	°C/W
ψ <sub>JT</sub> Junction-to-top characterization parameter	18	2.4	1.6	°C/W
ψ <sub>JB</sub> Junction-to-board characterization parameter	63.9	99.3	22.3	°C/W
R <sub>θJC(bot)</sub> Junction-to-case (bottom) thermal resistance	—	—	10.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 7.6 Thermal Information: OPA4330

THERMAL METRIC <sup>(1)</sup>	OPA4330			UNIT
	D (SOIC)	PW (TSSOP)	RGY (VQFN)	
	14 PINS	14 PINS	14 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	83.8	120.8	49.2	°C/W
R <sub>θJC(top)</sub> Junction-to-case (top) thermal resistance	70.7	34.3	75.3	°C/W
R <sub>θJB</sub> Junction-to-board thermal resistance	59.5	62.8	61.9	°C/W
ψ <sub>JT</sub> Junction-to-top characterization parameter	11.6	1	1.2	°C/W
ψ <sub>JB</sub> Junction-to-board characterization parameter	37.7	56.5	19.3	°C/W
R <sub>θJC(bot)</sub> Junction-to-case (bottom) thermal resistance	—	—	4.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.



## 7.7 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $R_L = 10\text{ k}\Omega$  connected to midsupply,  $V_S = 1.8\text{ V}$  to  $5.5\text{ V}$ , and  $V_{CM} = V_{OUT} = \text{midsupply}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V <sub>OS</sub>	Input offset voltage	V <sub>S</sub> = 5 V		8	50	μV
dV <sub>OS</sub> /dT	Input offset voltage versus temperature	At T <sub>A</sub> = −40°C to +125°C		0.02	0.25	μV/°C
PSRR	Input offset voltage versus power supply	At T <sub>A</sub> = −40°C to +125°C		1	10	μV/V
	Long-term stability <sup>(1)</sup>	V <sub>S</sub> = 1.8 V to 5.5 V		See <sup>(1)</sup>		
	Channel separation, dc			0.1		μV/V
INPUT BIAS CURRENT						
I <sub>B</sub>	Input bias current	At 25°C		±200	±500	pA
			OPA330YFF, OPA4330	±70	±300	pA
		At T <sub>A</sub> = −40°C to +125°C		±300		pA
I <sub>OS</sub>	Input offset current	At 25°C		±400	±1000	pA
			OPA330YFF, OPA4330	±140	±600	pA
NOISE						
e <sub>n</sub>	Input voltage noise density	f = 1 kHz		55		nV/√Hz
	Input voltage noise	f = 0.01 Hz to 1 Hz		0.3		μV <sub>PP</sub>
		f = 0.1 Hz to 10 Hz		1.1		μV <sub>PP</sub>
i <sub>n</sub>	Input current noise	f = 10 Hz		100		fA/√Hz
INPUT VOLTAGE RANGE						
V <sub>CM</sub>	Common-mode voltage range		(V−) − 0.1		(V+) + 0.1	V
CMRR	Common-mode rejection ratio	At T <sub>A</sub> = −40°C to +125°C, (V−) − 0.1 V < V <sub>CM</sub> < (V+) + 0.1 V	100	115		dB
		At T <sub>A</sub> = −40°C to +125°C, (V−) − 0.1 V < V <sub>CM</sub> < (V+) + 0.1 V, V <sub>S</sub> = 5.5 V	100	115		dB
		OPA330YFF, OPA4330	100	115		dB
INPUT CAPACITANCE						
	Differential			2		pF
	Common-mode			4		pF
OPEN-LOOP GAIN						
A <sub>OL</sub>	Open-loop voltage gain	At T <sub>A</sub> = −40°C to +125°C, (V−) + 100 mV < V <sub>O</sub> < (V+) − 100 mV, R <sub>L</sub> = 10 kΩ	100	115		dB
FREQUENCY RESPONSE						
GBW	Gain-bandwidth product	C <sub>L</sub> = 100 pF		350		kHz
SR	Slew rate	G = +1		0.16		V/μs
OUTPUT						
	Voltage output swing from rail	At T <sub>A</sub> = −40°C to +125°C		30	100	mV
I <sub>SC</sub>	Short-circuit current			±5		mA
C <sub>L</sub>	Capacitive load drive		See <i>Typical Characteristics</i>			
	Open-loop output impedance	f = 350 kHz, I <sub>O</sub> = 0 mA		2		kΩ
POWER SUPPLY						
V <sub>S</sub>	Specified voltage range		1.8		5.5	V
I <sub>Q</sub>	Quiescent current per amplifier	At T <sub>A</sub> = −40°C to +125°C, I <sub>O</sub> = 0 mA		21	35	μA
	Turnon time	V <sub>S</sub> = 5 V		100		μs


(1) 300-hour life test at  $150^\circ\text{C}$  demonstrated randomly distributed variation of approximately  $1\text{ }\mu\text{V}$ .

## 7.8 Typical Characteristics


At  $T_A = 25^\circ\text{C}$ ,  $C_L = 0\text{ pF}$ ,  $R_L = 10\text{ k}\Omega$  connected to midsupply, and  $V_{CM} = V_{OUT} = \text{midsupply}$ , unless otherwise noted.

**Table 1. Table of Graphs**


DESCRIPTION	FIGURE NO.
Offset Voltage Production Distribution	<a href="#">Figure 1</a>
Open-Loop Gain vs Frequency	<a href="#">Figure 2</a>
Common-Mode Rejection Ratio vs Frequency	<a href="#">Figure 3</a>
Power-Supply Rejection Ratio vs Frequency	<a href="#">Figure 4</a>
Output Voltage Swing vs Output Current	<a href="#">Figure 5</a>
Input Bias Current vs Common-Mode Voltage	<a href="#">Figure 6</a>
Input Bias Current vs Temperature	<a href="#">Figure 7</a>
Quiescent Current vs Temperature	<a href="#">Figure 8</a>
Large-Signal Step Response	<a href="#">Figure 9</a>
Small-Signal Step Response	<a href="#">Figure 10</a>
Positive Overvoltage Recovery	<a href="#">Figure 11</a>
Negative Overvoltage Recovery	<a href="#">Figure 12</a>
Settling Time vs Closed-Loop Gain	<a href="#">Figure 13</a>
Small-Signal Overshoot vs Load Capacitance	<a href="#">Figure 14</a>
0.1-Hz to 10-Hz Noise	<a href="#">Figure 15</a>
Current and Voltage Noise Spectral Density vs Frequency	<a href="#">Figure 16</a>
Input Bias Current vs Input Differential Voltage	<a href="#">Figure 17</a>




**Figure 1. Offset Voltage Production Distribution**




**Figure 2. Open-Loop Gain vs Frequency**




**Figure 3. Common-Mode Rejection Ratio vs Frequency**



**Figure 4. Power-Supply Rejection Ratio vs Frequency**









**Figure 5. Output Voltage Swing vs Output Current**




**Figure 6. Input Bias Current vs Common-Mode Voltage**


**OPA330, OPA2330, OPA4330**

SBOS432G – AUGUST 2008 – REVISED AUGUST 2016


[www.ti.com](http://www.ti.com)

**Figure 7. Input Bias Current vs Temperature**

**Figure 8. Quiescent Current vs Temperature**

**Figure 9. Large-Signal Step Response**

**Figure 10. Small-Signal Step Response**

**Figure 11. Positive Overvoltage Recovery**

**Figure 12. Negative Overvoltage Recovery**




**Figure 13. Settling Time vs Closed-Loop Gain**




**Figure 14. Small-Signal Overshoot vs Load Capacitance**



**Figure 15. 0.1-Hz to 10-Hz Noise**



**Figure 16. Current and Voltage Noise Spectral Density vs Frequency**



**Figure 17. Input Bias Current vs Input Differential Voltage**


## 8 Detailed Description

### 8.1 Overview

The OPA330 family of Zero-Drift amplifiers feature a proprietary auto-calibration technique to simultaneously achieve near-zero drift over time and temperature at only 35  $\mu\text{A}$  (maximum) of quiescent current while also providing low offset voltage (50  $\mu\text{V}$  maximum). These devices are unity-gain stable, precision operational amplifiers free from unexpected output and phase reversal. The OPA330 series are also optimized for low-voltage, single-supply operation: as low as 1.8 V ( $\pm 0.9$  V) and up to 5.5 V ( $\pm 2.75$  V).

The proprietary Zero-Drift circuitry lowers the  $1/f$  noise component as well as offers the advantage of low input offset voltage over time and temperature. The OPA330 series of operational amplifiers are ideal for cost-sensitive applications and applications that operate without regulation directly from battery power.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The OPA33x family is unity-gain stable and free from unexpected output phase reversal. These devices use a proprietary auto-calibration technique to provide low offset voltage and very low drift over time and temperature. For lowest offset voltage and precision performance, optimize circuit layout, and mechanical conditions. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. Cancel these thermally-generated potentials by assuring they are equal on both input terminals. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield operational amplifier and input circuitry from air currents, such as cooling fans.

Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltage drift of 0.1  $\mu\text{V}/^\circ\text{C}$  or higher, depending on materials used.

### 8.4 Device Functional Modes

The OPAx330 has a single functional mode and is operational when the power-supply voltage is greater than 1.8 V ( $\pm 0.9$  V). The maximum power-supply voltage for the OPAx330 is 5.5 V ( $\pm 2.75$  V).

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The OPA330, OPA2330, and OPA4330 are unity-gain stable, precision operational amplifiers free from unexpected output and phase reversal. The use of proprietary Zero-Drift circuitry gives the benefit of low input offset voltage over time and temperature, as well as lowering the 1/f noise component. As a result of the high PSRR, these devices work well in applications that run directly from battery power without regulation. The OPA330 family is optimized for low-voltage, single-supply operation. These miniature, high-precision, low quiescent current amplifiers offer high-impedance inputs that have a common-mode range 100 mV beyond the supplies and a rail-to-rail output that swings within 100 mV of the supplies under normal test conditions. The OPA330 series are precision amplifiers for cost-sensitive applications.

#### 9.1.1 Operating Voltage

The OPA330 series operational amplifiers can be used with single or dual supplies from an operating range of  $V_S = 1.8\text{ V} (\pm 0.9\text{ V})$  up to  $5.5\text{ V} (\pm 2.75\text{ V})$ . Supply voltages greater than 7 V can permanently damage the device (see [Absolute Maximum Ratings](#)). Key parameters that vary over the supply voltage or temperature range are shown in [Typical Characteristics](#).

#### 9.1.2 Input Voltage

The OPA330, OPA2330, and OPA4330 input common-mode voltage range extends 0.1 V beyond the supply rails. The OPA330 is designed to cover the full range without the troublesome transition region found in some other rail-to-rail amplifiers.

Typically, input bias current is approximately 200 pA. Input voltages exceeding the power supplies however, can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with an input resistor, as shown in [Figure 18](#).





Figure 18. Input Current Protection

#### 9.1.3 Input Differential Voltage

The typical input bias current of the OPA330 during normal operation is approximately 200 pA. In over-driven conditions, the bias current can increase significantly (see [Figure 17](#)). The most common cause of an over-driven condition occurs when the operational amplifier is outside of the linear range of operation. When the output of the operational amplifier is driven to one of the supply rails the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes inside the front end input chopping switches that combine with 10-kΩ electromagnetic interference (EMI) filter resistors to create the equivalent circuit illustrated in [Figure 19](#). Notice that the input bias current remains within specification within the linear region.

## Application Information (continued)



Copyright © 2016, Texas Instruments Incorporated

**Figure 19. Equivalent Input Circuit**

### 9.1.4 Internal Offset Correction


The OPA330, OPA2330, and OPA4330 operational amplifiers use an auto-calibration technique with a time-continuous, 125-kHz operational amplifier in the signal path. This amplifier is zero-corrected every 8  $\mu$ s using a proprietary technique. Upon power up, the amplifier requires approximately 100  $\mu$ s to achieve specified  $V_{OS}$  accuracy. This design has no aliasing or flicker noise.

### 9.1.5 EMI Susceptibility and Input Filtering

Operational amplifiers vary in their susceptibility to EMI. If conducted EMI enters the operational amplifier, the DC offset observed at the amplifier output may shift from its nominal value while the EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The OPA330 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cutoff frequency of approximately 8 MHz (–3 dB), with a rolloff of 20 dB per decade.

### 9.1.6 Achieving Output Swing to the Operational Amplifier Negative Rail

Some applications require output voltage swings from 0 V to a positive full-scale voltage (such as 2.5 V) with excellent accuracy. With most single-supply operational amplifiers, problems arise when the output signal approaches 0 V, near the lower output swing limit of a single-supply operational amplifier. A good single-supply operational amplifier may swing close to single-supply ground, but does not reach ground. The output of the OPA330, OPA2330, and OPA4330 can be made to swing to ground, or slightly below, on a single-supply power source. To do so requires the use of another resistor and an additional, more negative, power supply than the operational amplifier negative supply. A pulldown resistor may be connected between the output and the additional negative supply to pull the output down below the value that the output would otherwise achieve, as shown in [Figure 20](#).



Copyright © 2016, Texas Instruments Incorporated

**Figure 20. For  $V_{OUT}$  Range to Ground**



## Application Information (continued)

The OPA330, OPA2330, and OPA4330 have an output stage that allows the output voltage to be pulled to its negative supply rail, or slightly below, using the technique previously described. This technique only works with some types of output stages. The OPA330, OPA2330, and OPA4330 have been characterized to perform with this technique; the recommended resistor value is approximately 20 k $\Omega$ . This configuration increases the current consumption by several hundreds of microamps. Accuracy is excellent down to 0 V and as low as –2 mV. Limiting and nonlinearity occur below –2 mV, but excellent accuracy returns as the output is again driven above –2 mV. Lowering the resistance of the pulldown resistor allows the operational amplifier to swing even further below the negative rail. Resistances as low as 10 k $\Omega$  can be used to achieve excellent accuracy down to –10 mV.

### 9.1.7 Photosensitivity

Although the OPA330 YFF package has a protective backside coating that reduces the amount of light exposure on the die, unless fully shielded, ambient light can reach the active region of the device. Input bias current for the package is specified in the absence of light. Depending on the amount of light exposure in a given application, an increase in bias current, and possible increases in offset voltage should be expected. Fluorescent lighting may introduce noise or hum because of the time-varying light output. Best layout practices include end-product packaging that provides shielding from possible light sources during operation.

## 9.2 Typical Application

### 9.2.1 Bidirectional Current-Sensing

This single-supply, low-side, bidirectional current-sensing solution detects load currents from –1 A to 1 A. The single-ended output spans from 110 mV to 3.19 V. This design uses the OPA2330 because of its low offset voltage and rail-to-rail input and output. One of the amplifiers is configured as a difference amplifier and the other provides the reference voltage.

Figure 21 shows the solution.




Figure 21. Bidirectional Current-Sensing Schematic

## Typical Application (continued)

### 9.2.1.1 Design Requirements

This solution has the following requirements:

- Supply voltage: 3.3 V
- Input: –1 A to 1 A
- Output: 1.65 V  $\pm$  1.54 V (110 mV to 3.19 V)

### 9.2.1.2 Detailed Design Procedure

The load current,  $I_{LOAD}$ , flows through the shunt resistor ( $R_{SHUNT}$ ) to develop the shunt voltage,  $V_{SHUNT}$ . The shunt voltage is then amplified by the difference amplifier, which consists of U1A and  $R_1$  through  $R_4$ . The gain of the difference amplifier is set by the ratio of  $R_4$  to  $R_3$ . To minimize errors, set  $R_2 = R_4$  and  $R_1 = R_3$ . The reference voltage,  $V_{REF}$ , is supplied by buffering a resistor divider using U1B. The transfer function is given by Equation 1.

$$V_{OUT} = V_{SHUNT} \times \text{Gain}_{\text{Diff\_Amp}} + V_{REF}$$

where

$$\begin{aligned} \bullet \quad V_{SHUNT} &= I_{LOAD} \times R_{SHUNT} \\ \bullet \quad \text{Gain}_{\text{Diff\_Amp}} &= \frac{R_4}{R_3} \\ \bullet \quad V_{REF} &= V_{CC} \times \left( \frac{R_6}{R_5 + R_6} \right) \end{aligned} \quad (1)$$

There are two types of errors in this design: offset and gain. Gain errors are introduced by the tolerance of the shunt resistor and the ratios of  $R_4$  to  $R_3$  and, similarly,  $R_2$  to  $R_1$ . Offset errors are introduced by the voltage divider ( $R_5$  and  $R_6$ ) and how closely the ratio of  $R_4/R_3$  matches  $R_2/R_1$ . The latter value impacts the CMRR of the difference amplifier, which ultimately translates to an offset error.

Because this is a low-side measurement, the value of  $V_{SHUNT}$  is the ground potential for the system load. Therefore, it is important to place a maximum value on  $V_{SHUNT}$ . In this design, the maximum value for  $V_{SHUNT}$  is set to 100 mV. Equation 2 calculates the maximum value of the shunt resistor given a maximum shunt voltage of 100 mV and maximum load current of 1 A.

$$R_{SHUNT(\text{Max})} = \frac{V_{SHUNT(\text{Max})}}{I_{LOAD(\text{Max})}} = \frac{100 \text{ mV}}{1 \text{ A}} = 100 \text{ m}\Omega \quad (2)$$

The tolerance of  $R_{SHUNT}$  is directly proportional to cost. For this design, a shunt resistor with a tolerance of 0.5% was selected. If greater accuracy is required, select a 0.1% resistor or better.

The load current is bidirectional; therefore, the shunt voltage range is –100 mV to 100 mV. This voltage is divided down by  $R_1$  and  $R_2$  before reaching the operational amplifier, U1A. Take care to ensure that the voltage present at the noninverting node of U1A is within the common-mode range of the device. Therefore, it is important to use an operational amplifier, such as the OPA330, that has a common-mode range that extends below the negative supply voltage. Finally, to minimize offset error, note that the OPA330 has a typical offset voltage of merely  $\pm 8 \mu\text{V}$  ( $\pm 50 \mu\text{V}$  maximum).

Given a symmetric load current of –1 A to 1 A, the voltage divider resistors ( $R_5$  and  $R_6$ ) must be equal. To be consistent with the shunt resistor, a tolerance of 0.5% was selected. To minimize power consumption, 10-k $\Omega$  resistors were used.

To set the gain of the difference amplifier, the common-mode range and output swing of the OPA330 must be considered. Equation 3 and Equation 4 depict the typical common-mode range and maximum output swing, respectively, of the OPA330 given a 3.3-V supply.

$$-100 \text{ mV} < V_{CM} < 3.4 \text{ V} \quad (3)$$

$$100 \text{ mV} < V_{OUT} < 3.2 \text{ V} \quad (4)$$

The gain of the difference amplifier can now be calculated as shown in Equation 5.


$$\text{Gain}_{\text{Diff\_Amp}} = \frac{V_{OUT\_Max} - V_{OUT\_Min}}{R_{SHUNT} \times (I_{MAX} - I_{MIN})} = \frac{3.2 \text{ V} - 100 \text{ mV}}{100 \text{ m}\Omega \times [1 \text{ A} - (-1 \text{ A})]} = 15.5 \frac{\text{V}}{\text{V}} \quad (5)$$

## Typical Application (continued)

The resistor value selected for  $R_1$  and  $R_3$  was 1 k $\Omega$ . 15.4 k $\Omega$  was selected for  $R_2$  and  $R_4$  because it is the nearest standard value. Therefore, the ideal gain of the difference amplifier is 15.4 V/V.

The gain error of the circuit primarily depends on  $R_1$  through  $R_4$ . As a result of this dependence, 0.1% resistors were selected. This configuration reduces the likelihood that the design requires a two-point calibration. A simple one-point calibration, if desired, removes the offset errors introduced by the 0.5% resistors.

### 9.2.1.3 Application Curve




**Figure 22. Bidirectional Current-Sensing Circuit Performance:  
Output Voltage vs Input Current**

## 9.3 System Examples

### 9.3.1 Single Operational Amplifier Bridge Amplifier

Figure 23 shows the basic configuration for a bridge amplifier.



Copyright © 2016, Texas Instruments Incorporated


**Figure 23. Single Operational Amplifier Bridge Amplifier Schematic**

## System Examples (continued)

### 9.3.2 Low-Side Current Monitor

A low-side current shunt monitor is shown in [Figure 24](#).

$R_N$  are operational resistors used to isolate the [ADS1100](#) from the noise of the digital I<sup>2</sup>C bus. Because the ADS1100 is a 16-bit converter, a precise reference is essential for maximum accuracy. If absolute accuracy is not required, and the 5-V power supply is sufficiently stable, the [REF3130](#) may be omitted.




Copyright © 2016, Texas Instruments Incorporated

NOTE: 1% resistors provide adequate common-mode rejection at small ground-loop errors.

**Figure 24. Low-Side Current Monitor**

### 9.3.3 Thermistor Measurement

[Figure 25](#) shows the OPA330 in a typical thermistor circuit.



Copyright © 2016, Texas Instruments Incorporated

**Figure 25. Thermistor Measurement Schematic**

## 10 Power Supply Recommendations

The OPAx330 family of devices is specified for operation from 1.8 V to 5.5 V ( $\pm 0.9$  V to  $\pm 2.75$  V). Parameters that can exhibit significant variance with regard to operating voltage are presented in [Typical Characteristics](#).

## 11 Layout

### 11.1 Layout Guidelines

TI always recommends paying attention to good layout practice. Keep traces short and, when possible, use a printed-circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1- $\mu$ F capacitor closely across the supply pins. These guidelines must be applied throughout the analog circuit to improve performance and provide benefits such as reducing the electromagnetic interference (EMI) susceptibility.

For lowest offset voltage and precision performance, circuit layout, and mechanical conditions must be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by assuring they are equal on both input terminals. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield operational amplifier and input circuitry from air currents, such as cooling fans.

Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltage drift of 0.1  $\mu$ V/ $^{\circ}$ C or higher, depending on materials used.

#### 11.1.1 VQFN and SON Packages

The OPA4330 is offered in a VQFN package. The OPA2330 is available in a 8-pin SON package, which is a VQFN package with lead contacts on only two sides of the bottom of the package. These leadless, near-chip-scale packages maximize board space and enhance thermal and electrical characteristics through an exposed pad. VQFN and SON packages are physically small, have a smaller routing area, improved thermal performance, and improved electrical parasitics, with a pinout scheme that is consistent with other commonly-used packages, such as SOIC and VSSOP. Additionally, the absence of external leads eliminates bent-lead issues.

The VQFN and SON package can be easily mounted using standard PCB assembly techniques. See the application note, *QFN/SON PCB Attachment* (SLUA271), and the application report, *Quad Flatpack No-Lead Logic Packages* (SCBA017), both available for download at [www.ti.com](http://www.ti.com).

---

#### NOTE

The exposed leadframe die pad on the bottom of the package should be connected to V–.

---

#### 11.1.2 VQFN and SON Layout Guidelines


The leadframe die pad must be soldered to a thermal pad on the PCB. A mechanical data sheet showing an example layout is attached at the end of this data sheet. Refinements to this layout may be required based on assembly process requirements. Mechanical drawings located at the end of this data sheet list the physical dimensions for the package and pad. The five holes in the landing pattern are optional, and are intended for use with thermal vias that connect the leadframe die pad to the heat sink area on the PCB.

Soldering the exposed pad significantly improves board-level reliability during temperature cycling, key push, package shear, and similar board-level tests. Even with applications that have low-power dissipation, the exposed pad must be soldered to the PCB to provide structural integrity and long-term reliability.


## Layout Guidelines (continued)

### 11.1.3 OPA330 DSBGA

The OPA330 YFF package is a lead- (Pb-) free, die-level, wafer chip-scale package. Unlike devices that are in plastic packages, these devices have no molding compound, lead frame, wire bonds, or leads. Using standard surface-mount assembly procedures, the OPA330 YFF can be mounted to a printed-circuit board (PCB) without additional underfill. [Figure 26](#) and [Figure 27](#) detail the pinout and package marking, respectively. See the application note, *NanoStar™ and NanoFree™ 300μm Solder Bump WCSP (SBVA017)* for more detailed information on package characteristics and PCB design.




**Figure 26. DSBGA Pin Description**



**Figure 27. YFF Package Marking**

## 11.2 Layout Example



**Figure 28. OPAX330 Layout Example**

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Development Support

##### 12.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI™ is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional DC, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the [TINA-TI folder](#).

##### 12.1.1.2 DIP Adapter EVM

The [DIP Adapter EVM](#) tool provides an easy, low-cost way to prototype small surface mount ICs. The evaluation tool these TI packages: D or U (SOIC-8), PW (TSSOP-8), DGK (VSSOP-8), DBV (SOT23-6, SOT23-5 and SOT23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP Adapter EVM may also be used with terminal strips or may be wired directly to existing circuits.

##### 12.1.1.3 Universal Operational Amplifier EVM

The [Universal Op Amp EVM](#) is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of IC package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, VSSOP, TSSOP and SOT-23 packages are all supported.

#### NOTE

These boards are unpopulated, so users must provide their own ICs. TI recommends requesting several op amp device samples when ordering the Universal Op Amp EVM.

##### 12.1.1.4 TI Precision Designs

TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at <http://www.ti.com/ww/en/analog/precision-designs/>.

##### 12.1.1.5 WEBENCH® Filter Designer

[WEBENCH® Filter Designer](#) is a simple, powerful, and easy-to-use active filter design program. The WEBENCH Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® Design Center, [WEBENCH® Filter Designer](#) allows you to design, optimize, and simulate complete multistage active filter solutions within minutes.

##### 12.1.1.6 Related Parts

For parts used in [System Examples](#), see the following:

- *Self-Calibrating, 16-Bit Analog-to-Digital Converter*, [ADS1100](#)
- *20ppm/Degrees C Max, 100uA, SOT23-3 Series Voltage Reference*, [REF3130](#)

## 12.2 Documentation Support

### 12.2.1 Related Documentation

For additional information, see the following documents (available for download at [www.ti.com](http://www.ti.com)):

- [QFN/SON PCB Attachment](#) (SLUA271)
- [Quad Flatpack No-Lead Logic Packages](#) (SCBA017)
- [NanoStar™ and NanoFree™ 300μm Solder Bump WCSP](#) (SBVA017)

### 12.3 Related Links

[Table 2](#) lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 2. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA330	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
OPA2330	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
OPA4330	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.6 Trademarks

NanoStar, NanoFree, TINA-TI, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

### 12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.8 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2330AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2330A	<a href="#">Samples</a>
OPA2330AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	OCGQ	<a href="#">Samples</a>
OPA2330AIDGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	OCGQ	<a href="#">Samples</a>
OPA2330AIDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	OCGQ	<a href="#">Samples</a>
OPA2330AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2330A	<a href="#">Samples</a>
OPA2330AIDRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OCGQ	<a href="#">Samples</a>
OPA2330AIDRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OCGQ	<a href="#">Samples</a>
OPA2330AIDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2330A	<a href="#">Samples</a>
OPA330AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O330A	<a href="#">Samples</a>
OPA330AIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OCFQ	<a href="#">Samples</a>
OPA330AIDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OCFQ	<a href="#">Samples</a>
OPA330AIDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OCFQ	<a href="#">Samples</a>
OPA330AIDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OCFQ	<a href="#">Samples</a>
OPA330AIDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHL	<a href="#">Samples</a>
OPA330AIDCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHL	<a href="#">Samples</a>
OPA330AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O330A	<a href="#">Samples</a>
OPA330AIDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O330A	<a href="#">Samples</a>
OPA330AIYFFR	ACTIVE	DSBGA	YFF	5	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OEH	<a href="#">Samples</a>
OPA330AIYFFT	ACTIVE	DSBGA	YFF	5	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OEH	<a href="#">Samples</a>
OPA4330AID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4330A	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA4330AIDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4330A	<a href="#">Samples</a>
OPA4330AIPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4330A	<a href="#">Samples</a>
OPA4330AIPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4330A	<a href="#">Samples</a>
OPA4330AIRGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4330A	<a href="#">Samples</a>
OPA4330AIRGYT	ACTIVE	VQFN	RGY	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4330A	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2330AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2330AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2330AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2330AIDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA2330AIDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA330AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA330AIDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA330AIDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA330AIDCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA330AIDCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
OPA330AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA330AIYFFR	DSBGA	YFF	5	3000	180.0	8.4	0.91	1.21	0.68	2.0	8.0	Q1
OPA330AIYFFT	DSBGA	YFF	5	250	180.0	8.4	0.91	1.21	0.68	2.0	8.0	Q1
OPA4330AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4330AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4330AIRGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
OPA4330AIRGYT	VQFN	RGY	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2330AIDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
OPA2330AIDGKT	VSSOP	DGK	8	250	364.0	364.0	27.0
OPA2330AIDR	SOIC	D	8	2500	853.0	449.0	35.0
OPA2330AIDRBR	SON	DRB	8	3000	853.0	449.0	35.0
OPA2330AIDRBT	SON	DRB	8	250	210.0	185.0	35.0
OPA330AIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA330AIDBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
OPA330AIDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA330AIDCKR	SC70	DCK	5	3000	200.0	183.0	25.0
OPA330AIDCKT	SC70	DCK	5	250	200.0	183.0	25.0
OPA330AIDR	SOIC	D	8	2500	853.0	449.0	35.0
OPA330AIYFFR	DSBGA	YFF	5	3000	182.0	182.0	20.0
OPA330AIYFFT	DSBGA	YFF	5	250	182.0	182.0	20.0
OPA4330AIDR	SOIC	D	14	2500	853.0	449.0	35.0
OPA4330AIPWR	TSSOP	PW	14	2000	853.0	449.0	35.0
OPA4330AIRGYR	VQFN	RGY	14	3000	853.0	449.0	35.0
OPA4330AIRGYT	VQFN	RGY	14	250	210.0	185.0	35.0

## DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



4093553-3/G 01/2007

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - Falls within JEDEC MO-203 variation AA.

DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## YFF (S-XBGA-N5)


The drawing consists of two views of a mechanical part: a front view on the left and a bottom view on the right.

**Front View:** Shows a rectangular part with a total width of  $E$  and a total height of  $D$ . A feature labeled 'A' is located at the top left corner. A hatched area at the bottom right corner is identified as the 'PIN A1 INDEX AREA'.

**Bottom View:** Shows a square footprint with a side length of  $0,40$ . It features five circular holes arranged in a cross pattern. The central hole has a diameter of  $\varnothing 0,015$  and a circular runout tolerance of  $\textcircled{M} 0,015$ . The four surrounding holes have a diameter of  $5 \times \varnothing 0,30$  and a circular runout tolerance of  $\textcircled{M} 0,20$ . The center-to-center distance between the central hole and the surrounding holes is  $0,3465$ . The distance from the top edge of the part to the center of the top hole is  $0,20$ . The distance from the left edge of the part to the center of the left hole is  $0,40$ . The feature 'A' is located at the bottom left corner, and 'B' is at the top center. A vertical dashed line is labeled '1 2 3' at the bottom, and a horizontal dashed line is labeled 'B'.

**Datum Table:**

$\oplus$	$\varnothing 0,015$	$\textcircled{M}$	C	A	B
----------	---------------------	-------------------	---	---	---



E: Max = 0.852 mm, Min = 0.792 mm

~~4207625-3/A0 12/13~~

- NanoFree is a trademark of Texas Instruments.**

**DRB 8**

**GENERIC PACKAGE VIEW**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203482/L



**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

**DRB0008B**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:20X



## SOLDER MASK DETAILS

4218876/A 12/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
81% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218876/A 12/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



4203539-2/I 06/2011

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
  - Package complies to JEDEC MO-241 variation BA.

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.






**DBV0005A**

# PACKAGE OUTLINE

**SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214839/E 09/2019

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/E 09/2019

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/E 09/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



**D0008A**

# PACKAGE OUTLINE

**SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

## NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

### SOIC - 1.75 mm max height

## SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



## NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated