



Tools &

Software





#### TPS61280, TPS61281, TPS61282

ZHCSBR2A-OCTOBER 2013-REVISED SEPTEMBER 2014

# **TPS6128x** 低压、宽电压电池前端 **DC/DC** 转换器 单节锂离子、富镍、硅阳极应用

## 1 特性

- 在 2.3MHz 工作频率下效率达 95%
- 低 IQ 直通模式下的静态电流 2µA
- 2.3V 至 4.8V 的宽 V<sub>IN</sub> 范围
- V<sub>OUT</sub> = 3.35V, V<sub>IN</sub> ≥ 2.65V 时, I<sub>OUT</sub> ≥ 4A(峰值)
- 集成直通模式 (35mΩ)
- 可编程谷值电感器电流限值和输出电压
- 可编程平均输入电流限值和输出电压
- 关断期间真正的直通模式
- 同类产品中最佳的线路和负载瞬态
- 低纹波轻负载脉冲频率调制 (PFM) 模式
- 具有 E<sup>2</sup>PROM (写保护) 的原样定制
- 两个接口选项:
  - 速率高达 2.4Mbps 的 I<sup>2</sup>C 兼容接口 (TPS61280)
  - 简单输入/输出 (I/O) 逻辑控制接口 (TPS6128x)
- 热关断和过载保护
- 总体解决方案尺寸 < 20mm<sup>2</sup>,高度低于 1mm
- 2 应用范围
- 单节富镍、硅阳极、锂离子、磷酸锂铁 (LiFePO4) 智能手机或平板电脑
- 2.5G/3G/4G 微型模块数据卡
- 特有高峰值功率负载的电流受限应用

## 4 简化电路原理图

## 3 说明

**TPS6128x** 器件可以为由锂离子、富镍、硅阳极、锂离 子或磷酸铁锂电池供电的产品提供电源解决方案。 电 压范围针对诸如智能手机或平板电脑内单节电池便携式 应用进行了优化。

被用作一个高功率预稳压器,TPS6128x 延长了电池的运行时间,并且克服了受电系统的输入电流和电压限制。

关断时,TPS6128x运行在真正的直通模式下,静态流 耗只有 2µA,以最大限度地延长电池的使用寿命。


运行期间,当电池处于良好的充电状态中时,一个低欧姆、高效集成直通路径将电池连接至受电系统。

如果电池进入较低的充电状态,并且其电压变为低于所 需的最小系统电压时,此器件无缝转换至升压模式以利 用整个电池容量。

器件信息<sup>(1)</sup>

部件号	封装	封装尺寸(标称值)
TPS61280		
TPS61281	DSBGA (16)	1.66mm x 1.66mm
TPS61282		

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



## TPS61280, TPS61281, TPS61282

ZHCSBR2A-OCTOBER 2013-REVISED SEPTEMBER 2014



1	特性	
2	应用	范围1
3	说明	
4	简化	电路原理图1
5	修订	历史记录
6	Dese	cription (continued)3
7	Devi	ice Comparison Table
8		Configuration and Functions 4
9	Spe	cifications
	9.1	Absolute Maximum Ratings6
	9.2	Handling Ratings6
	9.3	Recommended Operating Conditions 6
	9.4	Thermal Information 7
	9.5	Electrical Characteristics7
	9.6	Timing Requirements 9
	9.7	I <sup>2</sup> C Interface Timing Characteristics
	9.8	Typical Characteristics 12
10	Deta	ailed Description 14
	10.1	Overview 14
	10.2	Functional Block Diagram 15

## 5 修订历史记录

#### Changes from Original (October 2013) to Revision A

•	添加了处理额定值表,特性描述部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文档 支持部分以及机械、封装和可订购信息部分。	1
•	已添加器件信息表	1
•	Deleted the Package Marking Chip Code column from the Device Comparison Table. The information is found in the POA at the end of the datasheet	4
•	Added "Voltage at VIN" to the Absolute Maximum Ratings table	6
	Added "Voltage at VIN" to the Absolute Maximum Ratings table Changed the Typical Characteristics section graphs	

#### 10.3 Feature Description...... 16 Device Functional Modes...... 18 10.4 Programming...... 23 10.5 Register Maps ...... 26 10.6 11.2 Typical Application ...... 34 12 Power Supply Recommendations ...... 46 13.1 Layout Guidelines ..... 46 13.2 Layout Example ...... 46 13.3 Thermal Consideration...... 47 14 器件和文档支持 ...... 48 14.1 14.2 相关链接...... 48 14.3 14.4 静电放电警告...... 48 机械封装和可订购信息 ...... 49 15

15.1 封装概要...... 49

www.ti.com.cn

Page



## 6 Description (continued)

TPS6128x device supports more than 4A pulsed load current even from a deeply discharged battery. In this mode of operation, the TPS6128x enables the utilization of the full battery capacity: A high battery-cut-off voltage originated by powered components with a high minimum input voltage is overcome; new battery chemistries can be fully discharged; high current pulses forcing the system into shutdown are buffered by the device seamlessly transitioning between boost and by-pass mode back and forth.

This has significant impact on the battery on-time and translates into either a longer use-time and better userexperience at an equal battery capacity or into reduced battery costs at similar use-times.


The TPS6128x operates in synchronous, 2.3MHz boost mode and enters power-save mode operation (PFM) at light load currents to maintain high efficiency over the entire load current range.

The TPS6128x offers a small solution size (<20mm<sup>2</sup>) due to minimum amount of external components, enabling the use of small inductors and input capacitors, available as a 16-pin chip-scale package (CSP).

## 7 Device Comparison Table

PART NUMBER	DEVICE SPECIFIC FEATURES						
		DC/DC boost / bypass threshold = 3.15V (Vsel = L)					
TPS61280	I <sup>2</sup> C Control Interface User Prog. E <sup>2</sup> PROM Settings	DC/DC boost / bypass threshold = 3.35V (Vsel = H)					
		Valley inductor current limit = 3A					
	Simple Logic Control Interface	DC/DC boost / bypass threshold = 3.15V (Vsel = L)					
TPS61281		DC/DC boost / bypass threshold = 3.35V (Vsel = H)					
		Valley inductor current limit = 3A					
		DC/DC boost / bypass threshold = 3.3V (Vsel = L)					
TPS61282	Simple Logic Control Interface	DC/DC boost / bypass threshold = 3.5V (Vsel = H)					
		Valley inductor current limit = 4A					

## 8 Pin Configuration and Functions



## **TOP VIEW**

BOTTOM VIE
------------


#### Pin Functions - TPS61280

	PIN					
NAME	NO.	I/O	DESCRIPTION			
VIN	A3, A4	I	Power supply input.			
VOUT	B3, B4	0	Boost converter output.			
			This is the enable pin of the device. On the rising edge of the enable pin, all the registers are reset with their default values. This input must not be left floating and must be terminated.			
EN	A1	I	EN = Low: The device is forced into shutdown mode and the I2C control interface is disabled. Depending on the logic level applied to the nBYP input, the converter can either be forced in pass-through mode or it's output can be regulated to a minimum level so as to limit the input-to-output voltage difference to less than 3.6V (typ). The current consumption is reduced to a few $\mu$ A. For more details, refer to $\frac{1}{5}$ 2.			
			EN = High: The device is operating normally featuring automatic dc/dc boost, pass-through mode transition. For more details, refer to 表 2.			
						This pin can either be configured as a input (mode selection) or as dual role input/open-drain output (nRST/nFAULT) pin. Per default, the pin is configured as nRST/nFAULT input/output. The input must not be left floating and must be terminated.
			Manual Reset Input: Drive nRST/nFAULT low to initiate a reset of the converter's output. nRST/nFAULT controls a falling edge-triggered sequence consisting of a discharge phase of the capacitance located at the converter's output followed by a start-up phase.			
GPIO	A2	I/O	Fault Output (open-drain interrupt signal to host): Indicates that a fault has occurred (e.g. thermal shutdown, output voltage out of limits, current limit triggered, and so on). To signal such an event, the device generates a falling edge-triggered interrupt by driving a negative pulse onto the GPIO line and then releases the line to its inactive state.			
				Mode selection input = Low: The device is operating in regulated frequency pulse width modulation mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light load currents.		
				Mode selection input = High: Low-noise mode enabled, regulated frequency PWM operation forced.		
VSEL	B1	I	VSEL signal is primarily used to set the output voltage dc/dc boost, pass-through threshold. This pin must not be left floating and must be terminated.			
nBYP	C1	I	A logic low level on the nBYP input forces the device in pass-through mode. For more details, refer to 表 2. This pin must not be left floating and must be terminated.			
SCL	B2	I	Serial interface clock line. This pin must not be left floating and must be terminated.			
SDA	C2	I/O	Serial interface address/data line. This pin must not be left floating and must be terminated.			
SW	C3, C4	I/O	Inductor connection. Drain of the internal power MOSFET. Connect to the switched side of the inductor.			
PGND	D2, D3, D4		Power ground pin.			
AGND	D1		Analog ground pin. This is the signal ground reference for the IC.			




#### **TPS61280, TPS61281, TPS61282** ZHCSBR2A – OCTOBER 2013 – REVISED SEPTEMBER 2014

## TPS6128x



## **TOP VIEW**



#### Pin Functions - TPS6128x

	PIN		DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
VIN	A3, A4	I	Power supply input.		
VOUT	B3, B4	0	Boost converter output.		
			This is the enable pin of the device. On the rising edge of the enable pin, all the registers are reset with their default values. This input must not be left floating and must be terminated.		
EN	A1	Ι	EN = Low: The device is forced into shutdown mode. Depending on the logic level applied to the nBYP input, the converter can either be forced in pass-through mode or it's output can be regulated to a minimum level so as to limit the input-to-output voltage difference to less than 3.6V (typ). The current consumption is reduced to a few $\mu$ A. For more details, refer to $\frac{1}{5}$ 2.		
			EN = High: The device is operating normally featuring automatic dc/dc boost, pass-through mode transition. For more details, refer to $\frac{1}{8}$ 2.		
PG	A2	0	Power-Good Output (open-drain output to host): A logic high on the PG output indicates that the converter's output voltage is within its regulation limits. A logic low indicates a fault has occurred (e.g. thermal shutdown, output voltage out of limits, current limit triggered etc). The PG signal is de-asserted automatically once the IC resumes proper operation.		
VSEL	B1	I	VSEL signal is primarily used to set the output voltage dc/dc boost, pass-through threshold. This pin must not be left floating and must be terminated.		
nBYP	C1	I	A logic low level on the nBYP input forces the device in pass-through mode. For more details, refer to $\frac{1}{5}$ 2. This pin must not be left floating and must be terminated.		
			This is the mode selection pin of the device. This pin must not be left floating, must be terminated and can be connected to AGND. During start-up this pin must be held low. Once the output voltage settled and PG pin indicates that the converter's output voltage is within its regulation limits the device can be forced in PWM mode operation by applying a high level on this pin.		
MODE	B2	B2	I	MODE = Low: The device is operating in regulated frequency pulse width modulation mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light load currents. This pin must be held low during device start-up.	
			MODE = High: Low-noise mode enabled, regulated frequency PWM operation forced.		
SW	C3, C4	I/O	Inductor connection. Drain of the internal power MOSFET. Connect to the switched side of the inductor.		
PGND	D2, D3, D4		Power ground pin.		
AGND	C2, D1		Analog ground pin. This is the signal ground reference for the IC.		

## 9 Specifications

### 9.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MAX	MIN	UNIT
	Voltage at VOUT <sup>(2)</sup>	DC	-0.3	4.7	V
	Voltage at VIN <sup>(2)</sup> , EN <sup>(2)</sup> , VSEL <sup>(2)</sup> , nBYP <sup>(2)</sup> , PG <sup>(2)</sup> , GPIO <sup>(2)</sup>	DC	-0.3	5.2	V
Input voltage	Voltage at VIN <sup>(2)</sup> Transient: 0.01% duty cycle operation		-0.3	5.5	V
input voltage	Voltage at SCL <sup>(2)</sup> , SDA <sup>(2)</sup> MODE <sup>(2)</sup>	DC	-0.3	3.6	V
	V(a)	DC	-0.3	4.7	V
		Transient: 2 ns, 2.3 MHz	-0.3	5.5	V
	Differential voltage between VIN and VOUT	DC	-0.3	4	V
Input ourrent	Continuous average current into SW (3)		1.8	А	А
input current	Peak current into SW <sup>(4)</sup>		5.5	А	Α
nput voltage Voltage at VIN <sup>(2)</sup> , EN <sup>(2)</sup> , VSEL <sup>(2)</sup> , nBYP <sup>(2)</sup> , GPIO <sup>(2)</sup> Voltage at VIN <sup>(2)</sup> Voltage at SCL <sup>(2)</sup> , SDA <sup>(2)</sup> MODE <sup>(2)</sup> Voltage at SW <sup>(2)</sup> Differential voltage between VIN and VOUT Continuous average current into SW <sup>(3)</sup>	·		Internall	y limited	
Tomporature range	Operating temperature range, T <sub>A</sub> <sup>(5)</sup>		-40	85	°C
remperature range	Operating virtual junction, T <sub>J</sub>		-40	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

(3) Limit the junction temperature to 105°C for continuous operation at maximum output power.

(4) Limit the junction temperature to 105°C for 15% duty cycle operation.

(5) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $(T_{A(max)})$  is dependent on the maximum operating junction temperature  $(T_{J(max)})$ , the maximum power dissipation of the device in the application  $(P_{D(max)})$ , and the junction-to-ambient thermal resistance of the part/package in the application  $(\theta_{JA})$ , as given by the following equation:  $T_{A(max)} = T_{J(max)} - (\theta_{JA} \times P_{D(max)})$ . To achieve optimum performance, it is recommended to operate the device with a maximum junction temperature of 105°C.

#### 9.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	-2000	2000	V
V <sub>ESD</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	-1000	1000	V
		Machine Model (MM)	-200	200	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 9.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VI	Input voltage range	2.30		4.85	V
	Input voltage range for in-situ customization by E <sup>2</sup> PROM write operation	3.4	3.5	3.6	V
L	Inductance	200	470	800	nH
Co	Output capacitance	9	13	100	μF
١ <sub>L</sub>	Maximum load current during start-up	250			mA
T <sub>A</sub>	Ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

### 9.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TPS6128x	UNIT
		YFF (16 PINS)	UNIT
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	78	
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	0.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	13	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	13	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 9.5 Electrical Characteristics

Minimum and maximum values are at  $V_{IN} = 2.3V$  to 4.85V,  $V_{OUT} = 3.4V$  (or  $V_{IN}$ , whichever is higher), EN = 1.8V, VSEL = 1.8V, nBYP = 1.8V, -40°C ≤ T<sub>J</sub> ≤ 125°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at  $V_{IN} = 3.2V$ ,  $V_{OUT} = 3.4V$ , EN = 1.8V,  $T_J = 25°C$  (unless otherwise noted).

	PARAMETER		TEST CONDITIONS		MIN TYP	MAX	UNIT
SUPPLY	CURRENT						
Ι <sub>Q</sub>			DC/DC boost mode. Device not switching, $I_{OUT}$ = 0mA, $V_{IN}$ = 3.2V, $V_{OUT}$ = 3.4V		47	65	μA
	Operating quiescent current into $V_{\text{IN}}$		Pass-through mode (auto) EN = 1.8V, nBYP = 1.8V, $V_{IN}$ = 3.6V		27	42	μΑ
		TPS6128x	Pass-through mode (forced) EN = 1.8V, nBYP = AGND, V <sub>OUT</sub> = 3.6V	–40°C ≤ T <sub>J</sub> ≤ 85°C	15	25	μΑ
	Operating quiescent current into $V_{OUT}$		DC/DC boost mode. Device not switching, $I_{OUT}$ = 0mA, $V_{\rm IN}$ = 3.2V, $V_{OUT}$ = 3.4V		8.5	19	μΑ
		TPS6128x	$EN = 0V$ , $nBYP = 0V$ , $V_{IN} = 3.6V$		2.6	6	μA
I <sub>SD</sub>	Shutdown current	19301288	$EN = 0V$ , $nBYP = 1.8V$ , $V_{IN} = 3.6V$		8.5	20	μA
V	Under-voltage lockout threshold	TPS6128x	Falling		2.0	2.1	V
V <sub>UVLO</sub>	Under-voltage lockout threshold	12201200	Hysteresis		0.1		V
EN, VSE	L, nBYP, MODE, SDA, SCL, GPIO, P	G					
V <sub>IL</sub>	Low-level input voltage	TPS6128x				0.4	V
V <sub>IH</sub>	High-level input voltage	1F 30120X			1.2		V
	Low-level output voltage (SDA)	TPS61280	I <sub>OL</sub> = 8mA			0.3	V
V <sub>OL</sub>	Low-level output voltage (GPIO)	1F301200	$I_{OL} = 8mA, GPIOCFG = 0$			0.3	V
	Low-level output voltage (PG)	TPS6128x	I <sub>OL</sub> = 8mA			0.3	V
R <sub>PD</sub>	EN, VSEL, nBYP, pull-down resistance	TPS6128x	Input ≤ 0.4 V		300		kΩ
CIN	EN, VSEL, nBYP, MODE, PG input capacitance	TPS6128x	Input connected to AGND or V <sub>IN</sub>		9		pF
	SDA, SCL, GPIO input capacitance	TPS61280			9		pF
V	Power good threshold	TPS6128x	Rising V <sub>OUT</sub>		0.95 x V <sub>OUT</sub>		
V <sub>THPG</sub>	i ower good threshold	11301208	Falling V <sub>OUT</sub>		0.9 x V <sub>OUT</sub>		
l <sub>ikg</sub>	Input leakage current	TPS6128x	Input connected to AGND	–40°C ≤ T <sub>J</sub> ≤	0		μA
		11301208	Input connected V <sub>IN</sub>	85°C		0.5	μA

## Electrical Characteristics (接下页)

Minimum and maximum values are at  $V_{IN} = 2.3V$  to 4.85V,  $V_{OUT} = 3.4V$  (or  $V_{IN}$ , whichever is higher), EN = 1.8V, VSEL = 1.8V, nBYP = 1.8V, -40°C ≤ T<sub>J</sub> ≤ 125°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at  $V_{IN} = 3.2V$ ,  $V_{OUT} = 3.4V$ , EN = 1.8V,  $T_J = 25°C$  (unless otherwise noted).

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ουτρυτ	Г						
V <sub>OUT(TH)</sub>	Threshold DC voltage accuracy	TPS6128x	No load. Open loop	-1.5%		+1.5%	
		TROOMON	$ \begin{array}{l} 2.65V \leq V_{\text{IN}} \leq V_{\text{OUT\_TH}} \text{ - } 150mV \\ I_{\text{OUT}} = 0mA \\ \text{PWM operation.} \end{array} $	-2%		+2%	
V <sub>OUT</sub>	Regulated DC voltage accuracy	TPS6128x	$2.65V \le V_{IN} \le V_{OUT_TH} - 150mV$ $I_{OUT} = 0mA$ PFM/PWM operation	-2%		+4%	
ΔV <sub>OUT</sub>	Power-save mode output ripple voltage	TPS6128x	PFM operation, I <sub>OUT</sub> = 1mA		30		mVpk
001	PWM mode output ripple voltage	_	PWM operation, I <sub>OUT</sub> = 500mA		15		mVpk
POWER	SWITCH						
	Low-side switch MOSFET on resistance		V <sub>IN</sub> = 3.2, V <sub>OUT</sub> = 3.5V		45	80	mΩ
r <sub>DS(on)</sub>	High-side rectifier MOSFET on resistance	TPS6128x	V <sub>IN</sub> = 3.2V, V <sub>OUT</sub> = 3.5V		40	70	mΩ
	High-side pass-through MOSFET on resistance		$V_{IN} = 3.2V, V_{OUT} = 3.5V$		35	60	mΩ
l <sub>ikg</sub>	Reverse leakage current into SW		$      EN = AGND, V_{IN} = V_{OUT} = SW = 3.5V \\ -40^{\circ}C \le T_J \le 85^{\circ}C $		0.1	2	μΑ
	Reverse leakage current into VOUT	TPS6128x	$\label{eq:states} \begin{array}{l} EN = nBYP = VIN, V_{IN} = 2.9V, V_{OUT} = 4.4V, V_{SW} = 0V \\ device not switching \\ -40^{\circ}C \leq T_J \leq 85^{\circ}C \end{array}$		0.11	2	μΑ
I <sub>SINK</sub>	VOUT sink capability	TPS6128x	$EN = AGND, V_{OUT} \le 3.6V, I_{OUT} = -10mA$			0.3	V
	Valley inductor current limit	TPS61280 TPS61281	$V_{\rm IN}$ = 2.9V, $V_{\rm OUT}$ = 3.5V, –40°C $\leq$ T_J $\leq$ 125°C, auto PFM/PWM	2475	3000	3525	mA
	Valley inductor current limit	TPS61282	$V_{\rm IN}$ = 2.9V, $V_{\rm OUT}$ = 3.5V, –40°C $\leq$ T $_{\rm J}$ $\leq$ 125°C, auto PFM/PWM	3300	4000	4700	mA
	Deep through mode ourrent limit	TD06400v	$EN = nBYP = GND, V_{IN} = 3.2V$		5000		mA
	Pass through mode current limit	TPS6128x	$EN = VIN$ , nBYP = don't care , $V_{IN} = 3.2V$	5600	7400	9100	mA
	Pre-charge mode current limit (linear mode, phase 1)	TD00400	V V 2000 V	500	650		mA
	Pre-charge mode current limit (linear mode, phase 2)	TPS6128x	V <sub>IN</sub> - V <sub>OUT</sub> ≥ 300mV		2000		mA
OSCILL	ATOR						
f <sub>OSC</sub>	Oscillator frequency	TPS6128x	V <sub>IN</sub> = 2.7V, V <sub>OUT</sub> = 3.5		2.3		MHz
THERMA	AL SHUTDOWN, HOT DIE DETECTOF	2				1	
	Thermal shutdown <sup>(1)</sup>	TPS6128x		140	160		°C
	Hot die detector accuracy <sup>(1)</sup>	TPS61280		-10	105	+10	°C

(1) Verified by characterization. Not tested in production.



## 9.6 Timing Requirements

			MIN	TYP	MAX	UNIT
Start-up time	TPS6128x	$ \begin{array}{l} V_{\text{IN}}=3.2V, \ VOUT\_TH=01011\\ (3.4V), \ R_{\text{LOAD}}=50\Omega\\ \\ \text{Time from active } V_{\text{IN}} \ \text{to } V_{\text{OUT}}\\ \\ \text{settled} \end{array} $		500		μs
GPIO rise time <sup>(1)</sup>	TPS61280				200	ns

(1) Specified by characterization. Not tested in production.

## 9.7 I<sup>2</sup>C Interface Timing Characteristics<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		Standard mode		100	kHz
		Fast mode		400	kHz
		Fast mode plus		1	MHz
f <sub>(SCL)</sub>	SCL Clock Frequency	High-speed mode (write operation), $C_B - 100 \text{ pF}$ max		3.4	MHz
		High-speed mode (read operation), $C_B - 100 \text{ pF}$ max		3.4	MHz
		High-speed mode (write operation), $C_B - 400 \text{ pF}$ max		1.7	MHz
		High-speed mode (read operation), $C_B - 400 \text{ pF}$ max		1.7	MHz
		Standard mode	4.7		μs
t <sub>BUF</sub>	Bus Free Time Between a STOP and START Condition	Fast mode	1.3		μs
		Fast mode plus	0.5		μs
		Standard mode	4		μs
	Hold Time (Repeated) START	Fast mode	600		ns
'HD, 'STA	Condition	Fast mode plus	260		ns
		High-speed mode	160		ns
		Standard mode	4.7		μs
	LOW Period of the SCL Clock	Fast mode	1.3		μs
t <sub>LOW</sub>		Fast mode plus	0.5		μs
		High-speed mode, C <sub>B</sub> – 100 pF max	160		ns
		High-speed mode, C <sub>B</sub> – 400 pF max	320		ns
	HIGH Period of the SCL Clock	Standard mode	4		μs
		Fast mode	600		ns
t <sub>HIGH</sub>		Fast mode plus	260		ns
		High-speed mode, C <sub>B</sub> – 100 pF max	60		ns
		High-speed mode, C <sub>B</sub> – 400 pF max	120		ns
	Setup Time for a Repeated START	Standard mode	4.7		μs
		Fast mode	600		ns
ISU, ISTA	Condition	Fast mode plus	260		ns
		High-speed mode	160		ns
		Standard mode	250		ns
	Data Satur Tima	Fast mode	100		ns
ISU, IDAT	Data Setup Time	Fast mode plus	50		ns
		High-speed mode	10		ns
		Standard mode	0	3.45	μs
		Fast mode	0	0.9	μs
t <sub>HD</sub> , t <sub>DAT</sub>	Data Hold Time	Fast mode plus	0		μs
		High-speed mode, C <sub>B</sub> – 100 pF max	0	70	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	0	150	ns

(1) Specified by design. Not tested in production.

## TPS61280, TPS61281, TPS61282

ZHCSBR2A-OCTOBER 2013-REVISED SEPTEMBER 2014


I <sup>2</sup> C Interface Timing Characteristics <sup>(1)</sup>	(接下页)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		Standard mode		1000	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>RCL</sub>	Rise Time of SCL Signal	Fast mode plus		120	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
	Rise Time of SCL Signal After a	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>RCL1</sub>	Repeated START Condition and After	Fast mode plus		120	ns
	an Acknowledge BIT	High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, $C_B - 400 \text{ pF}$ max	20	160	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	300	ns
		Fast mode		300	ns
t <sub>FCL</sub>	Fall Time of SCL Signal	Fast mode plus		120	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
	Rise Time of SDA Signal	Standard mode		1000	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>RDA</sub>		Fast mode plus		120	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
		Standard mode		300	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>FDA</sub>	Fall Time of SDA Signal	Fast mode plus		120	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
		Standard mode	4		μs
	Setup Time of STOP Condition	Fast mode	600		ns
'SU, 'STO	Setup Time of STOP Condition	Fast mode plus	260		ns
		High-Speed mode	160		ns
		Standard mode		400	pF
<b>C</b> -	Capacitive Load for SDA and SCL	Fast mode		400	pF
CB	Capacilive Luau IUI SDA and SCL	Fast mode plus		550	pF
		High-Speed mode		400	pF




www.ti.com.cn









Note A: First rising edge of the SCLH signal after Sr and after each acknowledge bit.


图 2. Serial Interface Timing Diagram for H/S-Mode



#### TPS61280, TPS61281, TPS61282 ZHCSBR2A-OCTOBER 2013-REVISED SEPTEMBER 2014


www.ti.com.cn

## 9.8 Typical Characteristics





## Typical Characteristics (接下页)





## **10** Detailed Description

#### 10.1 Overview

The TPS6128x is a high-efficiency step-up converter featuring pass-through mode optimized to provide low-noise voltage supply for 2G RF power amplifiers (PAs) in mobile phones and/or to pre-regulate voltage for supplying subsystem like eMMC memory, audio codec, LCD bias, antenna switches, RF engine PMIC etc. It is designed to allow the system to operate at maximum efficiency for a wide range of power consumption levels from a low-, wide- voltage battery cell.

The capability of the TPS6128x to step-up the voltage as well as to pass-through the input battery voltage when its level is high enough allow systems to operate at maximum performance over a wide range of battery voltages, thereby extending the battery life between charging. The device also addresses brownouts caused by the peak currents drawn by the APU and GPU which can cause the battery rail to droop momentarily. Using the TPS6128x device as a pre-regulator eliminates system brownout condition while maintaining a stable supply rail for critical sub-system to function properly.

The TPS6128x synchronous step-up converter typically operates at a quasi-constant 2.3-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the TPS6128x converter operates in power-save mode with pulse frequency modulation (PFM).

In general, a dc/dc step-up converter can only operate in "true" boost mode, i.e. the output "boosted" by a certain amount above the input voltage. The TPS6128x device operates differently as it can smoothly transition in and out of zero duty cycle operation. Depending upon the input voltage, output voltage threshold and load current, the integrated bypass switch automatically transitions the converter into pass-through mode to maintain low-dropout and high-efficiency. The device exits pass-through mode (0% duty cycle operation) if the total dropout resistance in bypass mode is insufficient to maintain the output voltage at it's nominal level. Refer to the typical characteristics section (DC Output Voltage vs. Input Voltage) for further details.

During PWM operation, the converter uses a novel quasi-constant on-time valley current mode control scheme to achieve excellent line/load regulation and allows the use of a small ceramic inductor and capacitors. Based on the  $V_{IN}/V_{OUT}$  ratio, a simple circuit predicts the required on-time. At the beginning of the switching cycle, the low-side N-MOS switch is turned-on and the inductor current ramps up to a peak current that is defined by the on-time and the inductance. In the second phase, once the on-timer has expired, the rectifier is turned-on and the inductor current threshold. Finally, the switching cycle repeats by setting the on timer again and activating the low-side N-MOS switch.

The current mode architecture provides excellent transient load response, requiring minimal output filtering. Internal soft-start and loop compensation simplifies the design process while minimizing the number of external components.

The TPS6128x directly and accurately controls the average input current through intelligent adjustment of the valley current limit, allowing an accuracy of  $\pm 17.5\%$ . Together with an external bulk capacitor, the TPS6268x allows an application to be interfaced directly to its load, without overloading the input source due to appropriate set average input current limit. An open-drain output (PG or GPIO/nFAULT) provides a signal to issue an interrupt to the system if any fault is detected on the device (thermal shutdown, output voltage out-of limits etc ...).


The output voltage can be dynamically adjusted between two values (floor and roof voltages) by toggling a logic control input (VSEL) without the need for external feedback resistors. This features can either be used to raise the output voltage in anticipation of a positive load transient or to dynamically change the PA supply voltage depending on its mode of operation and/or transmitting power.

The TPS61280 integrates an I<sup>2</sup>C compatible interface allowing transfers up to 3.4Mbps. This communication interface can be used to set the output voltage threshold at which the converter transitions between boost and pass-through mode, for reprogramming the mode of operation (PFM/PWM or forced PWM), for settings the average input current limit or resetting the output voltage for instance.

Configuration parameters can be changed by writing the desired values to the appropriate  $I^2C$  register(s). The  $I^2C$  registers are volatile and their contents are lost when power is removed from the device. By writing to the *E2PROMCTRL Register*, it is possible to store the active configuration in non-volatile  $E^2PROM$ ; during power-up, the contents of the  $E^2PROM$  are copied into the  $I^2C$  registers and used to configure the device.



## 10.2 Functional Block Diagram



#### **10.3 Feature Description**

#### 10.3.1 Voltage Scaling Management (VSEL)

In order to maintain a certain minimum output voltage under heavy load transients, the output voltage set point can be dynamically increased by asserting the VSEL input. The functionality also helps to mitigate undershoot during severe line transients, while minimizing the output voltage during more benign operating conditions to save power.

The output voltage ramps up (floor to roof transition) at pre-defined rate defined by the average input current limit setting. The required time to ramp down the voltage (roof to floor transition) largely depends on the amount of capacitance present at the converter's output as well as on the load current. 表 1 shows the ramp rate control when transitioning to a lower voltage.

表	1.	Ramp	Down	Rate vs.	Target	Mode
---	----	------	------	----------	--------	------


Mode Associated with Floor Voltage	Output Voltage Ramp Rate
Forced PWM	Output capacitance is being discharged at a rate of approx. 50mA (or higher) constant current in addition to the load current drawn
PFM	Output capacitance is being discharged (solely) by the load current drawn

#### 10.3.2 Spread Spectrum, PWM Frequency dithering

The goal is to spread out the emitted RF energy over a larger frequency range so that the resulting EMI is similar to white noise. The end result is a spectrum that is continuous and lower in peak amplitude, making it easier to comply with electromagnetic interference (EMI) standards and with the power supply ripple requirements in cellular and non-cellular wireless applications. Radio receivers are typically susceptible to narrowband noise that is focused on specific frequencies.

Switching regulators can be particularly troublesome in applications where electromagnetic interference (EMI) is a concern. Switching regulators operate on a cycle-by-cycle basis to transfer power to an output. In most cases, the frequency of operation is either fixed or regulated, based on the output load. This method of conversion creates large components of noise at the frequency of operation (fundamental) and multiples of the operating frequency (harmonics).

The spread spectrum architecture varies the switching frequency by ca.  $\pm 15\%$  of the nominal switching frequency thereby significantly reducing the peak radiated and conducting noise on both the input and output supplies. The frequency dithering scheme is modulated with a triangle profile and a modulation frequency f<sub>m</sub>.







The above figures show that after modulation the sideband harmonic is attenuated compared to the nonmodulated harmonic, and the harmonic energy is spread into a certain frequency band. The higher the modulation index (*mf*) the larger the attenuation.

(1) Spectrum illustrations and formulae (图 15 and 图 16) copyright IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 47, NO.3, AUGUST 2005.



(1)

$$m_f = \frac{\delta \times f_c}{f_m}$$

where

- $f_c$  is the carrier frequency (approx. 2.3MHz)
- $f_m$  is the modulating frequency (approx. 40kHz)
- $\delta$  is the modulation ratio (approx 0.15)

$$\delta = \frac{\Delta f_{\rm c}}{f_{\rm c}} \tag{2}$$

The maximum switching frequency  $f_c$  is limited by the process and finally the parameter modulation ratio ( $\delta$ ), together with  $f_m$ , which is the side-band harmonics bandwidth around the carrier frequency  $f_c$ . The bandwidth of a frequency modulated waveform is approximately given by the Carson's rule and can be summarized as:

$$\mathsf{B} = 2 \times f_{\mathsf{m}} \times (1 + \mathsf{m}_{f}) = 2 \times (\Delta f_{\mathsf{c}} + f_{\mathsf{m}})$$
(3)

 $f_m$  < RBW: The receiver is not able to distinguish individual side-band harmonics, so, several harmonics are added in the input filter and the measured value is higher than expected in theoretical calculations.

 $f_m$  > RBW: The receiver is able to properly measure each individual side-band harmonic separately, so the measurements match with the theoretical calculations.

#### **10.4 Device Functional Modes**

#### 10.4.1 Power-Save Mode

The TPS6128x integrates a power-save mode to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage. It ramps up the output voltage with several pulses and goes into power save mode once the output voltage exceeds the set threshold voltage. The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode.




图 17. Power-Save Mode Ripple

#### 10.4.2 Pass-Through Mode

The TPS6128xA contains an internal switch for bypassing the dc/dc boost converter during pass-through mode. When the input voltage is larger than the preset output voltage, the converter seamlessly transitions into 0% duty cycle operation and the bypass FET is fully enhanced. Entry in pass-through mode is triggered by condition where VOUT > VOUT\_NORM and no switching has occurred during past 16µs.

In this mode of operation, the load (2G RF PA for instance) is directly supplied from the battery for maximum RF output power, highest efficiency and lowest possible input-to-output voltage difference. The device consumes only a standby current of 15µA (typ). In pass-through mode, the device is short-circuit protected by a very fast current limit detection scheme.

During this operation, the output voltage follows the input voltage and will not fall below the programmed output voltage threshold as the input voltage decreases. The output voltage drop during pass-through mode depends on the load current and input voltage, the resulting output voltage is calculated as:

$$V_{OUT} = V_{IN} - (R_{DSON(BP)} \times I_{OUT})$$

Conversely, the efficiency in pass-through mode is defined as:

$$\eta = 1 - R_{\text{DSON(BP)}} \frac{I_{\text{OUT}}}{V_{\text{IN}}}$$
(5)

in which R<sub>DSON(BP)</sub> is the typical on-resistance of the bypass FET



www.ti.com.cn

(4)



## Device Functional Modes (接下页)




图 18. DC Output Voltage vs. Input Voltage

Pass-through mode exit is triggered when the output voltage reaches the pre-defined threshold (e.g. 3.4V).

During pass-through mode, the TPS6128x device is short-circuit protected by a very fast current limit detection scheme. If the current in the pass-through FET exceeds approximately 7.3Amps a fault is declared and the device cycles through a start-up procedure.

#### 10.4.3 Mode Selection

Depending on the settings of *CONFIG Register* the device can be operated at a quasi-constant 2.3-MHz frequency PWM mode or in automatic PFM/PWM mode. In this mode, the converter operates in pseudo-fixed frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, which maintains high efficiency over a wide load current range. For more details, see the *CONFIG Register* description.

The quasi-constant frequency PWM mode has the tightest regulation and the best line/load transient performance. In forced PWM mode, the device features a unique  $R_{DS(ON)}$  management function to maintain high broadband efficiency as well as low resistance in pass-through mode.

In the TPS61280 device, the GPIO pin can be configured (via the *CONFIG Register*) to select the operating mode of the device. In the other TPS6128x devices, the MODE pin is used to select the operating mode. Pulling this pin high forces the converter to operate in the PWM mode even at light load currents. The advantage is that the converter modulates its switching frequency according to a spread spectrum PWM modulation technique allowing simple filtering of the switching harmonics in noise-sensitive applications.

For additional flexibility, it is possible to switch from power-save mode (GPIO or MODE input = L) to PWM mode (GPIO or MODE input = H) during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements (e.g. 2G RF PA Rx/Tx operation).

注

During start-up (conventionally or when recovering from thermal shutdown) the device must be set to operate with auto PFM/PWM mode. Consequently, the device determines automatically PFM or PWM mode depending on the output's load. Once the output voltage settled and PG pin indicates that the converter's output voltage is within its regulation limits, the device can be forced in PWM mode operation, if desired.

Entry to forced pass-through mode (nBYP = L) initiates with a current limited transition followed by a true bypass state. To prevent reverse current to the battery, the devices waits until the output discharges below the input voltage level before entering forced pass-through mode. Care should be taken to prohibit the output voltage from collapsing whilst transitioning into forced pass-through mode under heavy load conditions and/or limited output capacitance. This can be easily done by adding capacitance to the output of the converter. In forced pass-through mode, the output follows the input below the preset output threshold voltage (VOUT\_TH).

NSTRUMENTS

FXAS

#### Device Functional Modes (接下页)

#### 10.4.4 Current Limit Operation

The TPS6128x device features a valley inductor current limit scheme.

In dc/dc boost mode, the TPS6128x device employs a current limit detection scheme in which the voltage drop across the synchronous rectifier is sensed during the off-time. In the TPS61280 the current limit threshold can be set via an I<sup>2</sup>C register. TPS6128x devices have a fixed current limit threshold. See the *Device Comparison Table* for detailed information.

The output voltage is reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current ( $I_{OUT(MAX)}$ ), before entering current limit (CL) operation, can be defined by  $\preceq 6$ .

$$I_{OUT(MAX_DC)} = I_{LIMIT} \times \frac{V_{IN}}{V_{OUT}} \times \eta$$
(6)


Where  $\eta$  is the efficiency

The inductor peak-to-peak current ripple ( $\Delta I_L$ ) is calculated by  $\Delta \vec{x}$  7

$$\Delta I_{L} = \frac{V_{IN}}{L} \times \frac{D}{f}$$
<sup>(7)</sup>

The output current,  $I_{OUT(DC)}$ , is the average of the rectifier ripple current waveform. When the load current is increased such that the trough is above the current limit threshold, the off-time is increased to allow the current to decrease to this threshold before the next on-time begins (so called frequency fold-back mechanism). When the current limit is reached the output voltage decreases during further load increase.

图 19 illustrates the inductor and rectifier current waveforms during current limit operation.





During pass-through mode, the TPS6128x device is short-circuit protected by a very fast current limit detection scheme. If the current in the bypass FET exceeds approximately 7.5Amps a fault is declared and the device cycles through a start-up procedure.

#### 10.4.5 Start-Up and Shutdown Mode

The TPS6128x automatically powers-up as soon as the input voltage is applied. The device has an internal softstart circuit that limits the inrush current during start-up. The first phase in the start-up procedure is to bias the output node close to the input level (so called pre-charge phase).



#### Device Functional Modes (接下页)

In this operating mode, the device limits its output current to ca. 500mA. Should the output voltage not have reached the input level within a maximum duration of 750µs, the device automatically increases its pre-charge current to ca. 2000mA. If the output voltage still fails to reach its target after 1.5ms, a fault condition is declared. After waiting 1ms, a restart is attempted.

During start-up, it is recommended to keep DC load current draw below 250mA.

The TPS6128x device contains a thermal regulation loop that monitors the die temperature during the pre-charge phase. If the die temperature rises to high values of about 110°C, the device automatically reduces the current to prevent the die temperature from increasing further. Once the die temperature drops about 10°C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit condition.

When the EN and nBYP pins are set high, the device enters normal operation (i.e. automatic dc/dc boost, pass-through mode) and ensures that the output voltage remains above a pre-defined threshold (e.g. 3.3V).

Setting the EN pin low (nBYP = 1) forces the TPS6128x device in shutdown mode with a current consumption of <8.5 $\mu$ A typ. In this mode, the output of the converter is regulated to a minimum level so as to limit the input-to-output voltage difference to less than 3.6V (typ). The device is capable of sinking up to 10mA output current and prohibits reverse current flow from the output to the input. For proper operation, the EN pin must be terminated and must not be left floating.

Changing operating mode from auto mode (EN = nBYP = 1) to low  $I_Q$  Pass-through mode (EN = nBYP = 0) with device pins EN and nBYP can either be done controlling EN and nBYP pins from same control signal (delay between signal < 60ns) or first switching in forced pass-through mode (EN = 1, nBYP = 0) followed by switching to low  $I_Q$  Pass-through mode (EN = nBYP = 0).

The TPS6128x device also features the possibility of shutting the converter's output for a short period of time, either via the nRST/nFAULT (GPIO). Pulling this input low initiates a reset of the converter's output. The sequence is falling edge-triggered and consists of a discharge phase (down to ca. 600mV or lower) of the capacitance located at the converter's output followed by a start-up phase.

EN Input	nBYP Input	Device State
0	0	The device is shut down in pass-through mode featuring a shutdown current down to ca. $2\mu$ A typ. The load current capability is limited (up to ca. 250mA).
0	1	The device is shut down and the output voltage is reduced to a minimum value (VIN - VOUT $\leq$ 3.6V). The device shutdown current is approximately 8.5µA typ.
1	0	The device is active in forced pass-through mode. The device supply current is approximately 15µA typ. from the battery. The device is short circuit protected by a current limit of ca.7300mA.
1	1	The device is active in auto mode (dc/dc boost, pass-through). The device supply current is approximately 50µA typ. from the battery.

#### 表 2. Mode of Operation

#### 10.4.6 Undervoltage Lockout

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. The I2C control interface and the output stage of the converter are disabled once the falling  $V_{IN}$  trips the under-voltage lockout threshold  $V_{UVLO}$  (2.0V typ). The device starts operation once the rising  $V_{IN}$  trips  $V_{UVLO}$  threshold plus its hysteresis of 100 mV at typ. 2.1V.

#### 10.4.7 Thermal Shutdown

As soon as the junction temperature,  $T_J$ , exceeds 150°C (typ.) the device goes into thermal shutdown. In this mode the bypass, high-side and low-side MOSFETs are turned-off. When the junction temperature falls below the thermal shutdown minus its hysteresis, the device continuous the operation.



#### 10.4.8 Fault State and Power-Good

The TPS6128x enters the fault state under any of the followings conditions:

- The output voltage fails to achieve the required level during a start-up phase.
- The output voltage falls out of regulation (in pre-charge mode).
- The device has entered thermal shutdown.

Once a fault is triggered, the regulator stops operating and disconnects the load. After waiting 1ms, the device attempts to restart. The TPS61280 device can be configured to signal a fault condition by pulling the open-drain GPIO pin (nFAULT) low for a short period of time. The nFAULT output provides a falling edge triggered interrupt signal to the host. To ensure proper operation, the GPIO port needs to be pull high quick enough, i.e. faster than ca. 200ns. To do so, it is recommended to use a GPIO pull-up resistor in the range of  $1k\Omega$  to  $10k\Omega$ .

The TPS6128x (simple logic I/F version) device only provide a power-good output (PG) for signaling the system when the regulator has successfully completed start-up and no faults have occurred. Power-good also functions as an early warning flag for excessive die temperature and overload conditions.

- PG is asserted high when the start-up sequence is successfully completed.
- PG is pulled low when the output voltage falls approx. 10% below its regulation level or the die temperature exceeds 115°C. PG is re-asserted high when the device cools below ca. 100°C.
- Any fault condition causes PG to be de-asserted.
- PG is pulled high when the device is operating in forced pass-through mode (i.e. nBYP = L).
- PG is pulled high when the device is in shutdown mode.



#### 10.5 Programming

#### 10.5.1 Serial Interface Description (TPS61280)

I<sup>2</sup>C<sup>™</sup> is a 2-wire serial interface developed by Philips Semiconductor, now NXP Semiconductors (see I2C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is *idle*, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A *master* device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A *slave* device receives and/or transmits data on the bus under control of the master device.

The TPS6128x device works as a *slave* and supports the following data transfer *modes*, as defined in the  $l^2$ C-Bus Specification: standard mode (100 kbps) and fast mode (400 kbps), fast mode plus (1 Mbps) and high-speed mode (3.4 Mbps). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as supply voltage remains above 2.1V.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from F/S-mode, and it is referred to as HS-mode. The TPS6128xA device supports 7-bit addressing; 10-bit addressing and general call address are not supported. The device 7bit address is defined as '111 0101'.

It is recommended that the I2C masters initiates a STOP condition on the I2C bus after the initial power up of SDA and SCL pull-up voltages to ensure reset of the TPS6128x I2C engine.

#### 10.5.2 Standard-, Fast-, Fast-Mode Plus Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in  $\mathbb{Z}$  20. All I<sup>2</sup>C-compatible devices should recognize a start condition.




图 20. START and STOP Conditions

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see 21). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see 22) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.




图 21. Bit Transfer on the Serial Interface



## Programming (接下页)

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see 20). This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address.

Attempting to read data from register addresses not listed in this section will result in 00h being read out.




图 22. Acknowledge on the I<sup>2</sup>C Bus




图 23. Bus Protocol



## Programming (接下页)

#### 10.5.3 HS-Mode Protocol


The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4 Mbps operation.

The master then generates a *repeated start condition* (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode.

Attempting to read data from register addresses not listed in this section will result in 00h being read out.

#### 10.5.4 TPS6128x I<sup>2</sup>C Update Sequence


The TPS6128xA requires a start condition, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single update. After the receipt of each byte, TPS6128x device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the TPS6128x. TPS6128x performs an update on the falling edge of the acknowledge signal that follows the LSB byte.





#### 10.6 Register Maps

#### 10.6.1 Slave Address Byte



The slave address byte is the first byte received following the START condition from the master device.

#### 10.6.2 Register Address Byte

MSB							LSB
0	0	0	0	0	D2	D1	D0

Following the successful acknowledgment of the slave address, the bus master will send a byte to the TPS6128xA, which will contain the address of the register to be accessed.

#### 10.6.3 I<sup>2</sup>C Registers, E<sup>2</sup>PROM, Write Protect

Configuration parameters can be changed by writing the desired values to the appropriate  $I^2C$  register(s). The  $I^2C$  registers are volatile and their contents are lost when power is removed from the device. By writing to the *E2PROMCTRL Register*, it is possible to store the active configuration in non-volatile  $E^2PROM$ ; during power-up, the contents of the  $E^2PROM$  are copied into the  $I^2C$  registers and used to configure the device.

注

An active high Write Protect (WP) bit prevents the configuration parameters from being changed by accident. Once the E<sup>2</sup>PROM memory has been programmed with Write Protect (WP) bit set, its content will be locked and can not be reprogrammed any more.

Configuration parameters can be read from the I<sup>2</sup>C register(s) or E<sup>2</sup>PROM registers at any time (the WP bit has no effect on read operations).

#### **10.6.4 E<sup>2</sup>PROM Configuration Parameters**

 $\frac{1}{8}$   $\frac{1}$ 


#### 表 3. Configuration Memory Map

Register Address	Register Name	Factory Default	Description
01h	CONFIG Register	xxh	Sets miscellaneous configuration bits
02h	VOUTFLOORSET Register	xxh	Sets the floor output voltage threshold boost / pass-through mode change (VSEL = L)
03h	VOUTROOFSET Register	xxh	Sets the roof output voltage threshold boost / pass-through mode change $(VSEL = H)$
04h	ILIMSET Register	xxh	Sets the average input current limit in dc/dc boost mode
05h	Status Register	xxh	Returns status flags
FFh	E2PROMCTRL Register	00h	Controls whether read and write operations access I <sup>2</sup> C or E <sup>2</sup> PROM registers



The following procedure details how to save the content of all I<sup>2</sup>C registers to the E<sup>2</sup>PROM non-volatile configuration memory.

- 1. Bus master sends START condition
- 2. Bus master sends 7-bit slave address plus low R/W bit (for example EAh)
- 3. TPS6128x acknowledges (SDA low)
- 4. Bus master sends address of *E2PROMCTRL Register* (FFh)
- 5. TPS6128x acknowledges (SDA low)
- 6. Bus master sends data to be written to the Control Register (C0h)
- 7. TPS6128x acknowledges (SDA low)
- 8. Bus master sends STOP condition



## 10.6.5 CONFIG Register

Description	RESET	ENABLE F		RESERVED	GPIOCFG	SSFM	MODE_CTRL	
Bits	D7	D6	D5	D4	D3	D2	D1	D0
Memory type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default value	0	0	0	0	0	0	0	1
Stored in E <sup>2</sup> PROM?	Ν	Y	Y	N	Y	Y	Y	Y

Bit	Description
RESET	<b>Device reset bit.</b> 0: Normal operation. 1: Default values are set to all internal registers. The device operation is cycled (ON-OFF-ON), that is, the converter is disabled for a short period of time and the output is reset.
ENABLE[1:0]	<ul> <li>Device enable bits.</li> <li>00: Device operation follows hardware control signal (refer to 表 2).</li> <li>01: Device operates in auto transition mode (dc/dc boost, bypass) regardless of the nBYP control signal (EN = 1).</li> <li>10: Device is forced in pass-through mode regardless of the nBYP control signal (EN = 1).</li> <li>11: Device is in shutdown mode. The output voltage is reduced to a minimum value (VIN - VOUT ≤ 3.6V) regardless of the nBYP control signal (EN = 1).</li> </ul>
RESERVED	<b>Reserved bit.</b> This bits is reserved for future use. During write operations data intended for this bit is ignored, and during read operations 0 is returned.
GPIOCFG	<b>GPIO port configuration bit.</b> 0: GPIO port is configured to support manual reset input (nRST) and interrupt generation output (nFAULT). 1: GPIO port is configured as a device mode selection input.
SSFM	<b>Spread modulation control.</b> 0: Spread spectrum modulation is disabled. 1: Spread spectrum modulation is enabled in PWM mode.
MODE_CTRL[1:0]	<ul> <li>Device mode of operation bits.</li> <li>00: Device operation follows hardware control signal (GPIO must be configured as mode selection input).</li> <li>01: PFM with automatic transition into PWM operation.</li> <li>10: Forced PWM operation.</li> <li>11: PFM with automatic transition into PWM operation (VSEL = L), forced PWM operation (VSEL = H).</li> </ul>



### TPS61280, TPS61281, TPS61282 ZHCSBR2A-OCTOBER 2013-REVISED SEPTEMBER 2014

## 10.6.6 VOUTFLOORSET Register

Description	RESERVED	RESERVED	RESERVED		V	OUTFLOOR_T	н	
Bits	D7	D6	D5	D4	D3	D2	D1	D0
Memory type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default value	0	0	0	0	0	1	1	0
Stored in E <sup>2</sup> PROM?	N	N	Ν	Y	Y	Y	Y	Y

Bit	Description
RESERVED	Reserved bit.
	This bits is reserved for future use. During write operations data intended for this bit is ignored, and during read operations 0 is returned.
VOUTFLOOR_TH[4:0]	Output voltage threshold, dc/dc boost / pass-through mode change.
	00000: 2.850V
	00001: 2.900V
	00010: 2.950V
	00011: 3.000V
	00100: 3.050V
	00101: 3.100V
	00110: 3.150V
	00111: 3.200V
	01000: 3.250V
	01001: 3.300V
	01010: 3.350V 01011: 3.400V
	01101: 3.450V
	01101: 3.500V
	01110: 3.550V
	01111: 3.600V
	10000: 3.650V
	10001: 3.700V
	10010: 3.750V
	10011: 3.800V
	10100: 3.850V
	10101: 3.900V
	10110: 3.950V
	10111: 4.000V
	11000: 4.050V
	11001: 4.100V
	11010: 4.150V 11011: 4.200V
	11100: 4.250V
	11101: 4.300V
	11110: 4.350V
	11111: 4.400V

## 10.6.7 VOUTROOFSET Register

Description	RESERVED	RESERVED	RESERVED		١	OUTROOF_T	н	
Bits	D7	D6	D5	D4	D3	D2	D1	D0
Memory type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default value	0	0	0	0	1	0	1	0
Stored in E <sup>2</sup> PROM?	N	N	Ν	Y	Y	Y	Y	Y

Bit	Description						
RESERVED	Reserved bit.						
	This bits is reserved for future use. During write operations data intended for this bit is ignored, and during read operations 0 is returned.						
VOUTROOF_TH[4:0]	Output voltage threshold, dc/dc boost / pass-through mode change.						
	00000: 2.850V						
	00001: 2.900V						
	00010: 2.950V						
	00011: 3.000V						
	00100: 3.050V						
	00101: 3.100V						
	00110: 3.150V						
	00111: 3.200V						
	01000: 3.250V						
	01001: 3.300V						
	01010: 3.350V						
	01011: 3.400V						
	01100: 3.450V 01101: 3.500V						
	01110: 3.550V						
	01111: 3.600V						
	10000: 3.650V						
	10001: 3.700V						
	10010: 3.750V						
	10011: 3.800V						
	10100: 3.850V						
	10101: 3.900V						
	10110: 3.950V						
	10111: 4.000V						
	11000: 4.050V						
	11001: 4.100V						
	11010: 4.150V						
	11011: 4.200V						
	11100: 4.250V						
	11101: 4.300V						
	11110: 4.350V						
	11111: 4.400V						



## 10.6.8 ILIMSET Register

Memory location: 0x04

Description	RESERVED	RESERVED	ILIM OFF	Soft-start		IL	IM	
Bits	D7	D6	D5	D4	D3	D2	D1	D0
Memory type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default value	0	0	0	1	1	0	1	1
Stored in E <sup>2</sup> PROM?	N	Ν	Ν	Y	Y	Y	Y	Y

Bit	Description
RESERVED	<b>Reserved bit.</b> This bits is reserved for future use. During write operations data intended for this bit is ignored, and during read operations 0 is returned.
ILIM[3:0]	Inductor valley current limit in dc/dc boost mode (COUTRNG bit = 0) <sup>(1)</sup> . 1000: 1500mA 1001: 2000mA 1010: 2500mA 1011: 3000mA 1100: 3500mA 1101: 4000mA 1110: 4500mA 1111: 5000mA
Soft-Start	<b>Soft-start selection bit.</b> 0: DC/DC boost soft-start current is limited per ILIM bit settings 1: DC/DC boost soft-start current is limited to ca. 1250mA inductor valley current
ILIM OFF	Enable/Disable Current Limit 0 : Current Limit Enabled 1 : Current Limit Disabled

(1) Refer to the Start-Up and Shutdown Mode section for additional information.

## 10.6.9 Status Register

Description	TSD	HOTDIE	DCDCMODE	OPMODE	ILIMPT	ILIMBST	FAULT	PGOOD
Bits	D7	D6	D5	D4	D3	D2	D1	D0
Memory type	R	R	R	R	R	R	R	R
Default value	0	0	0	0	0	0	0	0
Stored in E <sup>2</sup> PROM?	N	Ν	N	Ν	Ν	Ν	N	Ν

Bit	Description
TSD	<b>Thermal shutdown status bit.</b> 0: Normal operation. 1: Thermal shutdown tripped. This flag is reset after readout.
HOTDIE	Instantaneous die temperature bit. 0: $T_J < 115^{\circ}C$ . 1: $T_J > 115^{\circ}C$ .
DCDCMODE	<b>DC/DC mode of operation status bit.</b> 1: Device operates in PFM mode. 0: Device operates in PWM mode.
OPMODE	Device mode of operation status bit. 0: Device operates in pass-through mode. 1: Device operates in dc/dc mode.
ILIMPT	Current limit status bit (pass-through mode). 0: Normal operation. 1: Indicates that the bypass FET current limit has triggered. This flag is reset after readout.
ILIMBST	Current limit status bit (dc/dc boost mode). 0: Normal operation. 1: Indicates that the average input current limit has triggered for 1.5ms in dc/dc boost mode. This flag is reset after readout.
FAULT	<b>FAULT status bit.</b> 0: Normal operation. 1: Indicates that a fault condition has occurred. This flag is reset after readout.
PGOOD	<b>Power Good status bit.</b> 0: Indicates the output voltage is out of regulation. 1: Indicates the output voltage is within its nominal range. This bit is set if the converter is forced in pass-through mode.



## 10.6.10 E2PROMCTRL Register

Description	WEN	WP	ISE2PROMWP	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Bits	D7	D6	D5	D4	D3	D2	D1	D0
Memory type	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
Default value	0	0	0	0	0	0	0	0
Stored in E <sup>2</sup> PROM?	Ν	Y	N	N	Ν	Ν	Ν	N

Bit	Description
WEN	<ul> <li>E<sup>2</sup>PROM Write Enable bit.</li> <li>0: No operation.</li> <li>1: Forces the contents of selected I<sup>2</sup>C register bits to be copied into E<sup>2</sup>PROM, thereby making them the default values during power-up. When the contents of all the I<sup>2</sup>C register bits have been written to the E<sup>2</sup>PROM, the device automatically resets this bit.</li> </ul>
WP	<ul> <li>E<sup>2</sup>PROM Write Protect bit.</li> <li>0: Normal operation.</li> <li>1: Forces the E<sup>2</sup>PROM content to be locked following a write sequence (WEN = 1). This protects the E<sup>2</sup>PROM content from undesirable write actions making it virus safe. This process is non reversible.</li> </ul>
ISE2PROMWP	<b>E<sup>2</sup>PROM Write Protect Status bit.</b> 0: E <sup>2</sup> PROM content is not write protected. E <sup>2</sup> PROM content can still be updated. 1: E <sup>2</sup> PROM content is write protected. E <sup>2</sup> PROM content is permanently locked.
RESERVED	Reserved bit. This bits is reserved for future use. During write operations data intended for this bit is ignored, and during read operations 0 is returned.

## **11** Application and Implementation

#### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **11.1** Application Information

The devices are step up dc/dc converters with true bypass function integrated. They are typically used as preregulators with input voltage ranges from 2.3V to 4.8V, extend the battery run time and overcome input current and input voltage limitations of the system being powered.

While in input voltage higher than boost/bypass threshold, the high-efficient integrated pass-through path connects the battery to the powered system directly.

If the input voltage becomes lower than boost/bypass threshold, the device seamlessly transitions into boost mode operation with a maximum available output current of 3 A.

The following design procedure can be used to select component values for the TPS61280, TPS61281 and TPS61282.

#### **11.2 Typical Application**

#### 11.2.1 TPS61281 with 2.5V-4.35 V<sub>IN</sub>, 1500 mA Output Current (TPS61280 with I<sup>2</sup>C Programmable)




图 28. TPS61280 Typical Application

#### 11.2.1.1 Design Requirement

#### 表 4. Design Parameters

REFERENCE	DESCRIPTION	PARAMETER
V <sub>IN</sub>	Input voltage range	2.5V - 4.35V
V <sub>OUT</sub>	Output voltage range at V <sub>SEL</sub> = Low	$V_{OUT} = 3.15V$ if $V_{IN} \le 3.15V$ , $V_{OUT} = V_{IN}$ if $V_{IN} > 3.15V$
V <sub>OUT</sub>	Output voltage range V <sub>SEL</sub> = High	$V_{OUT}$ = 3.35V if $V_{IN}$ $\leq$ 3.35V, $V_{OUT}$ = $V_{IN}$ if $V_{IN}$ $>$ 3.35V
Ι <sub>ουτ</sub>	Output current	1500mA



#### 11.2.1.2 Detailed Design Parameters

#### 11.2.1.2.1 Inductor Selection

A boost converter normally requires two main passive components for storing energy during the conversion, an inductor and an output capacitor are required. It is advisable to select an inductor with a saturation current rating higher than the possible peak current flowing through the power switches.

The inductor peak current varies as a function of the load, the input and output voltages and can be estimated using  $\Delta \vec{x}$  8.

$$I_{L(PEAK)} = \frac{V_{IN} \times D}{2 \times f \times L} + \frac{I_{OUT}}{(1-D) \times \eta} \quad \text{with} \quad D = 1 - \frac{V_{IN}}{V_{OUT}}$$
(8)

Selecting an inductor with insufficient saturation performance can lead to excessive peak current in the converter. This could eventually harm the device and reduce it's reliability.

When selecting the inductor, as well as the inductance, parameters of importance are: maximum current rating, series resistance, and operating temperature. The inductor DC current rating should be greater than the maximum input average current, refer to  $\Delta \vec{x}$  9 and the *Current Limit Operation* section for more details.

$$I_{L(DC)} = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{\eta} \times I_{OUT}$$
(9)

The TPS6128xA series of step-up converters have been optimized to operate with a effective inductance in the range of 200nH to 800nH. Larger or smaller inductor values can be used to optimize the performance of the device for specific operating conditions. For more details, see the *Checking Loop Stability* section.

In high-frequency converter applications, the efficiency is essentially affected by the inductor AC resistance (that is, quality factor) and to a smaller extent by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance,  $R_{(DC)}$ , and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

For good efficiency, the inductor's DC resistance should be less than  $30m\Omega$ . The following inductor series from different suppliers have been used with the TPS6128xA converters.

SERIES	DIMENSIONS (in mm)	DC INPUT CURRENT LIMIT SETTING
DFE252010C	2.5 x 2.0 x 1.0 max. height	≤3000 mA
DFE252012C	2.5 x 2.0 x 1.2 max. height	≤3500 mA
DFR252010C	2.5 x 2.0 x 1.0 max. height	≤3000 mA
DFE252012C	2.5 x 2.0 x 1.2 max. height	≤3500 mA
DFE252012P	2.5 x 2.0 x 1.2 max. height	≤3500 mA
DFE201610C	2.0 x 1.6 x 1.0 max. height	≤2000 mA
DFE201612C	2.0 x 1.6 x 1.2 max. height	≤3000 mA
DFE201612P	2.0 x 1.6 x 1.2 max. height	≤3000 mA

#### 表 5. List of Inductors



#### 11.2.1.2.2 Output Capacitor

For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor in parallel to the large one is highly recommended. This small capacitor should be placed as close as possible to the V<sub>OUT</sub> and GND pins of the IC. To get an estimate of the recommended minimum output capacitance,  $\Delta \vec{x}$  10 can be used.

$$C_{MIN} = \frac{I_{OUT} \times (V_{OUT} - V_{IN})}{f \times \Delta V \times V_{OUT}}$$
(10)

Where f is the switching frequency which is 2.3MHz (typ.) and  $\Delta V$  is the maximum allowed output ripple.

With a chosen ripple voltage of 20mV, a minimum effective capacitance of 10µF is needed. The total ripple is larger due to the ESR and ESL of the output capacitor. This additional component of the ripple can be calculated using  $\Delta \vec{x}$  11

$$\Delta V_{\text{OUT(ESR)}} = \text{ESR } \mathbf{x} \left( \frac{\mathbf{I}_{\text{OUT}}}{1 - \mathbf{D}} + \frac{\Delta \mathbf{I}_{\text{L}}}{2} \right)$$
(11)

$$\Delta V_{\text{OUT(ESL)}} = \text{ESL } \mathbf{x} \left( \frac{\mathbf{I}_{\text{OUT}}}{1 - \mathbf{D}} + \frac{\Delta \mathbf{I}_{\text{L}}}{2} - \mathbf{I}_{\text{OUT}} \right) \mathbf{x} \frac{1}{\mathbf{t}_{\text{SW(RISE)}}}$$
(12)

$$\Delta V_{\text{OUT(ESL)}} = \text{ESL } x \left( \frac{I_{\text{OUT}}}{1 - D} - \frac{\Delta I_{\text{L}}}{2} - I_{\text{OUT}} \right) x \frac{1}{t_{\text{SW(FALL)}}}$$
(13)

with:

- I<sub>OUT</sub> = output current of the application
- D = duty cycle
- $\Delta I_L$  = inductor ripple current
- t<sub>SW(RISE)</sub> = switch node rise time
- t<sub>SW(FALL)</sub> = switch node fall time
- ESR = equivalent series resistance of the used output capacitor
- ESL = equivalent series inductance of the used output capacitor

An MLCC capacitor with twice the value of the calculated minimum should be used due to DC bias effects. This is required to maintain control loop stability. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies. There are no additional requirements regarding minimum ESR. Larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients.

In applications featuring high (pulsed) load currents (e.g. ≥2Amps), it is recommended to run the converter with a reasonable amount of effective output capacitance and low-ESL device, for instance x2 22µF X5R 6.3V (0603) MLCC capacitors connected in parallel with a 1µF X5R 6.3V (0306-2T) MLCC LL capacitor.

DC bias effect: high cap. ceramic capacitors exhibit DC bias effects, which have a strong influence on the device's effective capacitance. Therefore the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with material are responsible for differences between the rated capacitor value and it's effective capacitance. For instance, a  $10\mu$ F X5R 6.3V (0603) MLCC capacitor would typically show an effective capacitance of less than  $5\mu$ F (under 3.5V bias condition, high temperature).

For RF Power Amplifier applications, the output capacitor loading is combined between the dc/dc converter and the RF Power Amplifier (x2 10µF X5R 6.3V (0603) + PA input cap 4.7µF X5R 6.3V (0402)) are recommended.



High values of output capacitance are mainly achieved by putting capacitors in parallel. This reduces the overall series resistance (ESR) to very low values. This results in almost no voltage ripple at the output and; therefore, the regulation circuit has no voltage drop on which it can react.

#### 11.2.1.2.3 Input Capacitor

Multilayer ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a 4.7µF input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between  $C_1$  and the power source lead to reduce ringing than can occur between the inductance of the power source leads and  $C_1$ .

#### 11.2.1.2.4 Checking Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I<sub>1</sub>
- Output ripple voltage, V<sub>OUT(AC)</sub>

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load.  $V_{OUT}$  immediately shifts by an amount equal to  $\Delta I_{(LOAD)} \times ESR$ , where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{(LOAD)}$  begins to charge or discharge  $C_{OUT}$  generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time,  $V_{OUT}$  can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin. Because the damping factor of the circuitry is directly related to several resistive parameters (that is, MOSFET  $r_{DS(on)}$ ) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.

The TPS6128xA series of step-up converters have been optimized to operate with a effective inductance in the range of 200nH to 800nH and with output capacitors in the range of 8uF to  $100\mu$ F. The internal compensation is optimized for an output filter of L =  $0.5\mu$ H and C<sub>0</sub> =  $15\mu$ F.

REFERENCE	DESCRIPTION	PART NUMBER, MANUFACTURER
C <sub>IN</sub>	1.5µF, 6.3V, 0402, X5R ceramic	GRM155R60J155ME80D
C <sub>OUT</sub>	2 x 10µF, 6.3V, 0603, X5R ceramic	2 x GRM188R60J106ME84
L	470nH, 47mΩ, 2.5mm x 2.0mm x 1.2mm	DFE252012CR470


#### 表 6. Component List



#### **TPS61280, TPS61281, TPS61282** ZHCSBR2A-OCTOBER 2013-REVISED SEPTEMBER 2014

### 11.2.1.3 Application Performance Curves


www.ti.com.cn





#### TPS61280, TPS61281, TPS61282


ZHCSBR2A-OCTOBER 2013-REVISED SEPTEMBER 2014






## TPS61280, TPS61281, TPS61282

ZHCSBR2A-OCTOBER 2013-REVISED SEPTEMBER 2014





#### **TPS61280, TPS61281, TPS61282** ZHCSBR2A – OCTOBER 2013 – REVISED SEPTEMBER 2014



## 11.2.2 TPS61282 with 2.5V-4.35 VIN, 2000 mA Output Current (TPS61280 with I2C Programmable)




图 48. TPS6128x, Device Overview

### 11.2.2.1 Design Requirements

#### 表 7. Design Parameters

REFERENCE	DESCRIPTION	PART NUMBER, MANUFACTURER
V <sub>IN</sub>	Input voltage range	2.5V-4.35V
V <sub>OUT</sub>	Output voltage range at V <sub>SEL</sub> =Low	$V_{OUT}{=}3.3V$ if $V_{IN}{\leq}3.3V,$ $V_{OUT}{=}$ $V_{IN}$ if $V_{IN}{>}3.3V$
V <sub>OUT</sub>	Output voltage range V <sub>SEL</sub> =High	$V_{OUT}$ =3.5V if $V_{IN}$ ≤3.5V, $V_{OUT}$ = $V_{IN}$ if $V_{IN}$ >3.5V
I <sub>OUT</sub>	Output Current	2000mA

### 表 8. Component List


REFERENCE	DESCRIPTION	PART NUMBER, MANUFACTURER
Cl	1.5µF, 6.3V, 0402, X5R ceramic	GRM155R60J155ME80D
Co	4 x 10µF, 6.3V, 0603, X5R ceramic	4 x GRM188R60J106ME84
L	470nH, 47mΩ, 2.5mm x 2.0mm x 1.2mm	DFE252012CR470

### 11.2.2.2 Detailed Design Procedures

See TPS61281 with 2.5V-4.35 V<sub>IN</sub>, 1500 mA Output Current (TPS61280 with  $l^2C$  Programmable) for all Detailed Design Procedures.




### 11.2.2.3 Application Performance Curves






## TPS61280, TPS61281, TPS61282

ZHCSBR2A-OCTOBER 2013-REVISED SEPTEMBER 2014





Value

图 64. TPS61282 Load Transient Response In PFM/PWM

Operation

(3) High

2.88 V

TPS61282\_\_Vin\_3.000000 Vout = 3.5V (VSEL = high), Load Transient 500mA to 1500mA

图 63. TPS61282 Load Transient Response In PWM

Operation

## 12 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 2.3 V and 4.8 V. This input supply should be well regulated. If the input supply is located more than a few inches from the TPS61280, TPS61281 or TPS61282 converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

## 13 Layout

## 13.1 Layout Guidelines

- For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies.
- If the layout is not carefully done, the regulator could show stability problems as well as EMI problems.
- Therefore, use wide and short traces for the main current path and for the power ground tracks.
- To minimize voltage spikes at the converter's output:
  - Place the output capacitor(s) as close as possible to GND and  $V_{OUT}$ , as shown in  $\mathbb{R}$  65.
  - The input capacitor and inductor should also be placed as close as possible to the IC.
  - Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise.
  - Connect these ground nodes at any place close to the ground pins of the IC.
  - Junction-to-ambient thermal resistance is highly application and board-layout dependent.
  - It is suggested to maximize the pour area for all planes other than SW. Especially the ground pour should be set to fill available PWB surface area and tied to internal layers with a cluster of thermal vias.

## 13.2 Layout Example




图 65. Suggested Layout (Top)



### **13.3 Thermal Consideration**

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- · Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

As power demand in portable designs is more and more important, designers must figure the best trade-off between efficiency, power dissipation and solution size. Due to integration and miniaturization, junction temperature can increase significantly which could lead to bad application behaviors (i.e. premature thermal shutdown or worst case reduce device reliability).

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. The device operating junction temperature ( $T_J$ ) should be kept below 125°C.

## 14 器件和文档支持

## 14.1 器件支持

### 14.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

## 14.2 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买 链接。

部件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区					
TPS61280	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处					
TPS61281	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处					
TPS61282	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处					

#### 表 9. 相关链接

## 14.3 商标

NanoFree is a trademark of Texas Instruments. I<sup>2</sup>C is a trademark of NXP Semiconductors.

#### 14.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 14.5 术语表

SLYZ022 — TI 术语表。


这份术语表列出并解释术语、首字母缩略词和定义。



## 15 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对 本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

## 15.1 封装概要





代码:

- YM 年月日代码
- LLLL 批次追踪代码
- **S** 组装地点代码

### 15.1.1 芯片尺寸封装尺寸

TPS6128x 器件采用 16 凸点芯片尺寸封装(YFF, NanoFree™)。 封装尺寸给出如下:

- D = ca. 1666 ± 30µm
- E = ca. 1666 ± 30µm

#### 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售 都遵循在订单确认时所提供的TI 销售条款与条件。

TI保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权 限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用 此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明 示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法 律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障 及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而 对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
<b>DLP®</b> 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS61280YFFR	ACTIVE	DSBGA	YFF	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS 61280	Samples
TPS61280YFFT	ACTIVE	DSBGA	YFF	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS 61280	Samples
TPS61281YFFR	ACTIVE	DSBGA	YFF	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS 61281	Samples
TPS61281YFFT	ACTIVE	DSBGA	YFF	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS 61281	Samples
TPS61282YFFR	ACTIVE	DSBGA	YFF	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS 61282	Samples
TPS61282YFFT	ACTIVE	DSBGA	YFF	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS 61282	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61280YFFR	DSBGA	YFF	16	3000	180.0	8.4	1.78	1.78	0.69	4.0	8.0	Q1
TPS61280YFFT	DSBGA	YFF	16	250	180.0	8.4	1.78	1.78	0.69	4.0	8.0	Q1
TPS61281YFFR	DSBGA	YFF	16	3000	180.0	8.4	1.78	1.78	0.69	4.0	8.0	Q1
TPS61281YFFT	DSBGA	YFF	16	250	180.0	8.4	1.78	1.78	0.69	4.0	8.0	Q1
TPS61282YFFR	DSBGA	YFF	16	3000	180.0	8.4	1.78	1.78	0.69	4.0	8.0	Q1
TPS61282YFFT	DSBGA	YFF	16	250	180.0	8.4	1.78	1.78	0.69	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

1-Aug-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61280YFFR	DSBGA	YFF	16	3000	182.0	182.0	20.0
TPS61280YFFT	DSBGA	YFF	16	250	182.0	182.0	20.0
TPS61281YFFR	DSBGA	YFF	16	3000	182.0	182.0	20.0
TPS61281YFFT	DSBGA	YFF	16	250	182.0	182.0	20.0
TPS61282YFFR	DSBGA	YFF	16	3000	182.0	182.0	20.0
TPS61282YFFT	DSBGA	YFF	16	250	182.0	182.0	20.0


# **YFF0016**



# **PACKAGE OUTLINE**

## DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.




# YFF0016

# **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).




# YFF0016

# **EXAMPLE STENCIL DESIGN**

## DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### 重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司