

SNVS713B - APRIL 2011 - REVISED MARCH 2013

LM9076Q 150mA Ultra-Low Quiescent Current LDO Regulator with Delayed Reset Output

Check for Samples: LM9076Q

FEATURES

- AEC-Q100 Grade1 Qualified (-40°C to +125°C)
- Available with 5.0V or 3.3V Output Voltage
- Ultra Low Ground Pin Current, 25 μA Typical for 100 μA Load
- V_{OUT} Initial Accuracy of ±1.5%
- V_{OUT} Accurate to ±3% Over Load and Temperature Conditions
- Low Dropout Voltage, 200 mV Typical with 150 mA Load
- Low Off State Ground Pin Current for LM9076QBMA
- Delayed RESET Output Pin for Low V_{OUT}
 Detection
- +70V/-50V Voltage Transients
- Operational V_{IN} up to +40V

DESCRIPTION

The LM9076Q is a \pm 3%, 150 mA logic controlled voltage regulator. The regulator features an active low delayed reset output flag which can be used to reset a microprocessor system at turn-ON and in the event that the regulator output voltage falls below a minimum value. An external capacitor programs a delay time interval before the reset output pin can return high.

Designed for automotive and industrial applications, the LM9076Q contains a variety of protection features such as thermal shutdown, input transient protection and a wide operating temperature range. The LM9076Q uses an PNP pass transistor which allows low drop-out voltage operation.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Typical Applications




Figure 1. LM9076QS-x.x In 5 lead SFM package




Figure 2. LM9076QBMA-x.x in 8 lead SOIC package

Connection Diagram




Figure 3. Top View See SFM Package Number KTT0005B

See SOIC Package Number D0008A

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com

Absolute Maximum Ratings (1)(2)

V _{IN} (DC)	-15V to +55V
V _{IN} (+Transient) t< 10ms, Duty Cycle <1%	+70V
V _{IN} (-Transient) t< 1ms, Duty Cycle <1%	-50V
SHUTDOWN Pin	-15V to +52V
RESET Pin	-0.3V to 20V
C _{DELAY} Pin	-0.3V to V _{OUT} +0.3V
Storage Temperature	-65°C to +150°C
Junction Temperature (T _J)	+175C
ESD, HBM, per AEC - Q100 - 002	+/-2 kV
ESD, MM, per AEC - Q100 - 003	+/-250V

Absolute Maximum Ratings indicate the limits beyond which the device may cease to function, and/or damage to the device may occur.
 If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Operating Ratings ⁽¹⁾

V _{IN} Pin	5.35V to 40V	
V _{SHUTDOWN} Pin	0V to 40V	
Junction Temperature	−40°C < T _J < +125°C	
Thermal Resistance KTT0005B ⁽²⁾	θја	75°C/W
	θjc	2.9°C/W
Thermal Resistance D0008A (2)	θја	156°C/W
	Өјс	59°C/W

(1) Absolute Maximum Ratings indicate the limits beyond which the device may cease to function, and/or damage to the device may occur.

(2) Worst case (FREE AIR) per EIA/JESD51-3.

Electrical Characteristics for LM9076Q–3.3

The following specifications apply for $V_{IN} = 14V$; $I_{LOAD} = 10$ mA; $T_J = +25C$; $C_{OUT} = 10 \ \mu\text{F}$, $0.5\Omega < \text{ESR} < 4.0\Omega$; unless otherwise specified. **Bold values indicate -40°C ≤ T_J ≤ +125°C.**^{(1) (2)} Minimum and Maximum limits are specified through test, design or statistical correlation.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LM9076Q-3.3 REGULATOR	CHARACTERISTICS					
			3.251	3.30	3.349	V
	Output Voltage	-20° C ≤ T _J ≤ 85°C 1 mA ≤ I _{LOAD} ≤ 150 mA	3.234	3.30	3.366	V
	Oulput voltage	$1\text{mA} \le I_{\text{LOAD}} \le 150 \text{ mA}$	3.201	3.30	3.399	V
V _{OUT}		V _{IN} = 60V, R _{LOAD} = 1 kΩ, t ≤ 40ms	2.970	3.30	3.630	V
	Output Voltage Off LM9076Q BMA only	V _{SHUTDOWN} ≥ 2V, R _{LOAD} = 1 kΩ	-	0	250	mV
	Reverse Battery	V_{IN} = -15V, R_{LOAD} = 1 k Ω	-300	0	-	mV
ΔV _{OUT}	Line Degulation	$9.0V \le V_{IN} \le 16V,$ $I_{LOAD} = 10 \text{ mA}$	-	4	25	mV
	Line Regulation	$16V \le V_{IN} \le 40V,$ $I_{LOAD} = 10 \text{ mA}$	_	17	35	mV
	Load Regulation	$1 \text{ mA} \leq I_{LOAD} \leq 150 \text{ mA}$	-	42	60	mV

The regulated output voltage specification is not ensured for the entire range of V_{IN} and output loads. Device operational range is limited by the maximum junction temperature (T J). The junction temperature is influenced by the ambient temperature (T A), package selection, input voltage (V_{IN}), and the output load current. When operating with maximum load currents the input voltage and/or ambient temperature will be limited. When operating with maximum input voltage the load current and/or the ambient temperature will be limited.
 Pulse testing used maintain constant junction temperature (T J).

Copyright © 2011–2013, Texas Instruments Incorporated



www.ti.com

Electrical Characteristics for LM9076Q-3.3 (continued)

The following specifications apply for $V_{IN} = 14V$; $I_{LOAD} = 10$ mA; $T_J = +25C$; $C_{OUT} = 10 \ \mu\text{F}$, $0.5\Omega < \text{ESR} < 4.0\Omega$; unless otherwise specified. **Bold values indicate -40°C ≤ T_J ≤ +125°C**.^{(1) (2)} Minimum and Maximum limits are specified through test, design or statistical correlation.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
		I _{LOAD} = 10 mA	-	30	50	mV	
V _{DO}	Dropout Voltage	I _{LOAD} = 50 mA	-	80	-	mV	
		I _{LOAD} = 150 mA	-	150	250	mV	
		$9V \le V_{IN} \le 16V,$ $I_{LOAD} = 100 \text{ uA}$	_	25	45	μA	
	Ground Pin Current	$9V \le V_{IN} \le 40V,$ $I_{LOAD} = 10 \text{ mA}$	_	125	160	μΑ	
I _{GND}	Glound Fin Current	$9V \le V_{IN} \le 40V,$ $I_{LOAD} = 50 \text{ mA}$	_	0.6	-	mA	
		$9V \le V_{IN} \le 16V$, $I_{LOAD} = 150 \text{ mA}$	_	3.6	4.5	mA	
I _{SC}	V _{OUT} Short Circuit Current	$V_{IN} = 14V, \\ R_{LOAD} = 1\Omega$	200	400	750	mA	
PSRR	Ripple Rejection	V _{IN} = (14V _{DC}) + (1V _{RMS} @ 120Hz) I _{LOAD} = 50 mA	50	60	-	dB	
RESET PIN CHARACTER	RISTICS						
V _{OR}	Minimum V _{IN} for valid RESET Status		(3)	1.3	2.0	V	
V _{THR}	V _{OUT} Threshold for RESET Low	(3)	0.83	0.89	0.94	X V _{OUT} (Nom)	
V _{OH}	RESET pin high voltage	External pull-up resistor to V_{OUT} = 100 k Ω	V _{OUT} X 0.90	V _{OUT} X 0.99	V _{OUT}	V	
V _{OL}	RESET pin low voltage	C _{DELAY} < 4.0V, I _{SINK} = 250 μA	-	0.2	0.3	V	
C _{DELAY} PIN CHARACTER	ISTICS						
I _{DELAY}	C _{DELAY} Charging Current	$V_{IN} = 14V,$ $V_{DELAY} = 0V$	-0.70	-0.42	-0.25	uA	
V _{OL}	C _{DELAY} pin low voltage	V _{OUT} < 4.0V, I _{SINK} = I _{DELAY}	_	0.100	-	V	
t _{DELAY}	Reset Delay Time		4.7	7.8	13.2	ms	

(3) Not Production tested, Specified by Design. Minimum, Typical, and/or Maximum values are provided for informational purposes only.



Electrical Characteristics for LM9076Q–5.0

The following specifications apply for V_{IN}= 14V; V_{SHUTDOWN} = Open; I_{LOAD} = 10 mA; T_J = +25°C; C_{OUT} = 10 μ F, 0.5 Ω < ESR < 4.0 Ω ; unless otherwise specified. **Bold Values indicate** -40°C ≤ T_J ≤ 125°C. ⁽¹⁾, ⁽²⁾ Minimum and Maximum limits are specified through test, design, or statistical correlation.

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
LM9076Q–5.0 REGULATO	R CHARACTERISTICS					
			4.925	5.00	5.075	V
		-20° C ≤ T _J ≤ 85°C 1 mA ≤ I _{LOAD} ≤ 150 mA	4.900	5.00	5.100	V
	Output Voltage	$1 \text{ mA} \le I_{\text{LOAD}} \le 150 \text{ mA}$	4.850	5.00	5.150	V
V _{OUT}		$V_{IN} = 60V,$ $R_{LOAD} = 1 k\Omega, t \le 40ms$	4.500	5.00	5.500	V
	Output Voltage Off LM9076Q BMA only	V _{SHUTDOWN} ≥ 2V, R _{LOAD} = 1 kΩ	-	0	250	mV
	Reverse Battery	$V_{IN} = -15V,$ $R_{LOAD} = 1 k\Omega$	-300	0	-	mV
	Line Regulation	$9.0V \le V_{IN} \le 16V,$ $I_{LOAD} = 10 \text{ mA}$	-	4	25	mV
ΔV _{OUT}		$16V \le V_{IN} \le 40V,$ $I_{LOAD} = 10 \text{ mA}$	-	17	35	mV
	Load Regulation	$1 \text{ mA} \le I_{LOAD} \le 150 \text{ mA}$	-	42	60	mV
		$I_{LOAD} = 10 \text{ mA}$	-	30	50	mV
V _{DO}	Dropout Voltage	$I_{LOAD} = 50 \text{ mA}$	-	80	-	mV
		I _{LOAD} = 150 mA	_	150	250	mV
		$9V \le V_{IN} \le 16V,$ $I_{LOAD} = 100 \text{ uA}$	-	25	45	μA
	Ground Pin Current	$9V \le V_{IN} \le 40V$, $I_{LOAD} = 10 \text{ mA}$	-	125	160	μA
I _{GND}		$9V \le V_{IN} \le 40V$, $I_{LOAD} = 50 \text{ mA}$	-	0.6	_	mA
		$9V \le V_{IN} \le 16V,$ $I_{LOAD} = 150 \text{ mA}$	-	3.6	4.5	mA
	Ground Pin Current in Shutdown Mode	$9V \le V_{IN} \le 40V,$ $V_{SHUTDOWN} = 2V$	-	15	25	μA
I _{SC}	V _{OUT} Short Circuit Current	$V_{IN} = 14V, \\ R_{LOAD} = 1\Omega$	200	400	750	mA
PSRR	Ripple Rejection	$V_{IN} = (14V_{DC}) + (1V_{RMS})$ @ 120Hz) $I_{LOAD} = 50 \text{ mA}$	50	60	_	dB
RESET PIN CHARACTERI	STICS			1 1		
V _{OR}	Min <u>imum V_{IN} f</u> or valid RESET Status		(3)	1.3	2.0	V
V _{THR}	V _{OUT} Threshold for RESET Low	(3)	0.83	0.89	0.94	X V _{OU} (Nom
V _{OH}	RESET pin high voltage	External pull-up resistor to V_{OUT} = 100 k Ω	V _{OUT} X 0.90	V _{OUT} X 0.99	V _{OUT}	V
V _{OL}	RESET pin low voltage	C _{DELAY} < 4.0V, I _{SINK} = 250 μA	_	0.2	0.3	V
C _{DELAY} PIN CHARACTERI	STICS					
IDELAY	C _{DELAY} Charging Current	$V_{IN} = 14V,$ $V_{DELAY} = 0V$	-0.70	-0.42	-0.25	uA

(1)

Pulse testing used maintain constant junction temperature (T_J). The regulated output voltage specification is not ensured for the entire range of V_{IN} and output loads. Device operational range is limited (2) by the maximum junction temperature (T_J). The junction temperature is influenced by the ambient temperature (T_A), package selection, input voltage (V_{IN}), and the output load current. When operating with maximum load currents the input voltage and/or ambient temperature will be limited. When operating with maximum input voltage the load current and/or the ambient temperature will be limited. Not Production tested, Specified by Design. Minimum, Typical, and/or Maximum values are provided for informational purposes only. (3)

Electrical Characteristics for LM9076Q–5.0 (continued)

The following specifications apply for V_{IN}= 14V; V_{SHUTDOWN} = Open; I_{LOAD} = 10 mA; T_J = +25°C; C_{OUT} = 10 μ F, 0.5 Ω < ESR < 4.0 Ω ; unless otherwise specified. **Bold Values indicate** -40°C ≤ T_J ≤ 125°C. ⁽¹⁾, ⁽²⁾ Minimum and Maximum limits are specified through test, design, or statistical correlation.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
V _{OL}	V _{OL} C _{DELAY} pin low voltage		-	0.100	-	V	
t _{DELAY}	Reset Delay Time		7.1	11.9	20.0	ms	
SHUTDOWN CONTROL	LOGIC — LM9076QBMA-5.0	Only					
V _{IL(SD)}	SHUTDOWN Pin Low Threshold Voltage	V _{SHUTDOWN} pin falling from 5.0V until V _{OUT} >4.5V (V _{OUT} = On)	1	1.5	_	V	
V _{IH(SD)}	SHUTDOWN Pin High Threshold Voltage	V _{SHUTDOWN} pin rising from 0V until V _{OUT} < 0.5V (V _{OUT} = Off)	-	1.5	2	V	
		V _{SHUTDOWN} = 40V	_	35	-	μA	
I _{IH(SD)}	SHUTDOWN Pin High Bias Current	V _{SHUTDOWN} = 5V	_	15	35	μA	
		$V_{SHUTDOWN} = 2V$	_	6	10	μA	
I _{IL(SD)}	SHUTDOWN Pin Low Bias Current	V _{SHUTDOWN} = 0V	_	0	_	μA	

EXAS


STRUMENTS


www.ti.com














Ground Pin Current vs Low Input Voltage






Output Voltage vs Low Input Voltage



Ground Pin Current vs Low Input Voltage



LM9076Q

SNVS713B - APRIL 2011 - REVISED MARCH 2013

V_{IN} = 14V

T_A = 25°C

50

40

30

20

10

0 0

6.0

5.0

4.0

3.0

2.0

1.0

0

0

10

20

30

INPUT VOLTAGE (V) Figure 13.

40

50

OUTPUT VOLTAGE (V)

LM9076-3.3 _R_{LOAD} = 3.3 kΩ

T_A = 25°C

GROUND PIN CURRENT (µA)

Ground Pin Current vs Load Current


0.25 0.50 0.75 1.00 1.25 1.50


60


LOAD CURRENT (mA)

Figure 11.

Output Voltage vs Input Voltage







www.ti.com

NSTRUMENTS

EXAS



LM9076Q

www.ti.com




Figure 21.


Figure 22.

 $V_{IN}(V)$



www.ti.com







APPLICATION INFORMATION

REGULATOR BASICS

The LM9076Q regulator is suitable for Automotive and Industrial applications where continuous connection to a battery supply is required (refer to the Typical Application circuit).

The pass element of the regulator is a PNP device which requires an output bypass capacitor for stability. The minimum bypass capacitance for the output is 10 μ F (refer to ESR limitations). A 22 μ F, or larger, output bypass capacitor is recommended for typical applications

INPUT CAPACITOR

The LM9076Q requires a low source impedance to maintain regulator stability because critical portions of the internal bias circuitry are connected to directly to V_{IN}. In general, a 10 μ F electrolytic capacitor, located within two inches of the LM9076Q, is adequate for a majority of applications. Additionally, and at a minimum, a 0.1 μ F ceramic capacitor should be located between the LM9076Q V_{IN} and Ground pin, and as close as is physically possible to the LM9076Q itself .

OUTPUT CAPACITOR

An output bypass capacitor is required for stability. This capacitance must be placed between the LM9076Q V_{OUT} pin and Ground pin, as close as is physically possible, using traces that are not part of the load current path.

The output capacitor must meet the requirements for minimum capacitance and also maintain the appropriate ESR value across the entire operating ambient temperature range. There is no limit to the maximum output capacitance as long as ESR is maintained.

The minimum bypass capacitance for the output is 10 μ F (refer to ESR limitations). A 22 μ F, or larger, output bypass capacitor is recommended for typical applications.

Solid tantalums capacitors are recommended as they generally maintain capacitance and ESR ratings over a wide temperature range. Ceramic capacitor types XR7 and XR5 may be used if a series resistor is added to simulate the minimum ESR requirement. See Figure 24.

Aluminum electrolytic capacitors are not recommended as they are subject to wide changes in capacitance and ESR across temperature.




Figure 24. Using Low ESR Capacitors

DELAY CAPACITOR

The capacitor on the Delay pin must be a low leakage type since the charge current is minimal (420 nA typical) and the pin must fully charge to V_{OUT} . Ceramic, Mylar, and polystyrene capacitor types are generally recommended, although changes in capacitance values across temperature changes will have some effect on the delay timing.

Any leakage of the I_{DELAY} current, be it through the delay capacitor or any other path, will extend the delay time, possibly to the point that the Reset pin output does not go high.

SHUTDOWN PIN - LM9076QBMA ONLY

The basic On/Off control of the regulator is accomplished with the SHUTDOWN pin. By pulling the SHUTDOWN pin high the regulator output is switched Off. When the regulator is switched Off the load on the battery will be primarily due to the SHUTDOWN pin current.

When the SHUTDOWN pin is low, or left open, the regulator is switched On. When an unregulated supply, such as V BATTERY, is used to pull the SHUTDOWN pin high a series resistor in the range of $10K\Omega$ to $50K\Omega$ is recommended to provide reverse voltage transient protection of the SHUTDOWN pin. Adding a small capacitor (0.001uF typical) from the SHUTDOWN pin to Ground will add noise immunity to prevent accidental turn on due to noise on the supply line.

RESET FLAG

The RESET pin is an open collector output which requires an external pull-up resistor to develop the reset signal. The external pull-up resistor should be in the range of 10 k Ω to 200 k Ω .

At V_{IN} values of less than typically 2V the RESET pin voltage will be high. For V_{IN} values between typically 2V and approximately $V_{OUT} + V_{BE}$ the RESET pin voltage will be low. For V_{IN} values greater than approximately $V_{OUT} + V_{BE}$ the RESET pin voltage will be dependent on the status of the V_{OUT} pin voltage and the Delayed Reset circuitry. The value of V_{BE} is typically 600 mV at 25°C and will decrease approximately 2 mV for every 1°C increase in the junction temperature. During normal operation the RESET pin voltage will be high.

Any load condition that causes the V_{OUT} pin voltage to drop below typically 89% of normal will activate the Delayed Reset circuit and the RESET pin will go low for the duration of the delay time.

Any line condition that causes V_{IN} pin voltage to drop below typically $V_{OUT} + V_{BE}$ will cause the RESET pin to go low without activating the Delayed Reset circuitry.

Excessive thermal dissipation will raise the junction temperature and could activate the Thermal Shutdown circuitry which, in turn, will cause the RESET pin to go low.

For the LM9076QBMA devices, pulling the SHUTDOWN pin high will turn off the output which, in turn, will cause the RESET pin to go low once the V_{OUT} voltage has decayed to a value that is less than typically 89% of normal. See Figure 25.

RESET DELAY TIME

When the regulator output is switched On, or after recovery from brief V_{OUT} fault condition, the RESET flag can be programmed to remain low for an additional delay time. This will give time for any system reference voltages, clock signals, etc., to stabilize before the micro-controller resumes normal operation.

This delay time is controlled by the capacitor value on the C_{DELAY} pin. During normal operation the C_{DELAY} capacitor is charged to near V_{OUT} . When a V_{OUT} fault causes the RESET pin to go low, the C_{DELAY} capacitor is quickly discharged to ground. When the V_{OUT} fault is removed, and V_{OUT} returns to the normal operating value, the C_{DELAY} capacitor begins charging at a typical constant 0.420 uA rate. When the voltage on the C_{DELAY} capacitor reaches the same potential as the V_{OUT} pin the RESET pin will be allowed to return high.

The typical RESET delay time can be calculated with the following formula:

$$t_{\text{DELAY}} = V_{\text{OUT}} X (C_{\text{DELAY}} / I_{\text{DELAY}})$$

For the LM9076Q–3.3 with a C_{DELAY} value of 0.001 uF and a I_{DELAY} value of 0.420 uA the typical $\overline{\text{RESET}}$ delay time is:

 $t_{DELAY} = 3.3V \times (0.001 \text{ uF} / 0.420 \text{ uA}) = 7.8 \text{ ms}$

For the LM9076Q–5.0 with a C_{DELAY} value of 0.001 uF and a I_{DELAY} value of 0.420 uA the typical RESET delay time is:

 $t_{\text{DELAY}} = 5.0 \text{V X} (0.001 \text{uF} / 0.420 \text{uA}) = 11.9 \text{ ms}$

THERMAL PROTECTION

Device operational range is limited by the maximum junction temperature (T_J) . The junction temperature is influenced by the ambient temperature (T_A) , package selection, input voltage (V_{IN}) , and the output load current. When operating with maximum load currents the input voltage and/or ambient temperature will be limited. When operating with maximum input voltage the load current and/or the ambient temperature will be limited.

Copyright © 2011–2013. Texas Instruments Incorporated

(3)

(1)

(2)





Even though the LM9076Q is equipped with circuitry to protect itself from excessive thermal dissipation, it is not recommended that the LM9076Q be operated at, or near, the maximum recommended die junction temperature (T_J) as this may impair long term device reliability.

The thermal protection circuity monitors the temperature at the die level. When the die temperature exceeds typically 160°C the voltage regulator output will be switched off.




Figure 25. Typical Reset Pin Operational Waveforms

14 Submit Documentation Feedback

Changes from Revision A (March 2013) to Revision B

•	Changed layout of National Data Sheet to TI format	13
---	--	----

Copyright © 2011–2013, Texas Instruments Incorporated



www.ti.com

Page



PACKAGING INFORMATION

Orderable Device		Package Type	-	Pins	-		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM9076QBMA-3.3/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	9076B QMA3.3	Samples
LM9076QBMA-5.0/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	9076B QMA5.0	Samples
LM9076QBMAX-3.3/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	9076B QMA3.3	Samples
LM9076QBMAX-5.0/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	9076B QMA5.0	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM9076QBMAX-3.3/NOP B	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM9076QBMAX-5.0/NOP B	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

21-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM9076QBMAX-3.3/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM9076QBMAX-5.0/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated