quality

TPS7A43

具有精密使能功能和电源正常状态指示功能的 TPS7A43 50mA 85V 低 IQ 双路输出低压降线性稳压器

1 特性

输入电压: 4V 至 85V

超低 Io: 6.5µA 宽输出电压范围:

> - 可调节: 1.24V 至 14.5V - 固定: 1.25V 至 5.0V

中间输出 (MID OUT): 10V、12V、15V

• 精密使能端

在温度范围内的精度为 1%

电源正常状态 (PG) 输出 (漏极开路)

热关断保护和过流保护

工作结温: - 40°C 至 +125°C

封装: HVSSOP-10 (R _{θ JA} = 53.7°C/W)

2 应用

无线电动工具

直流电机和风扇


可编程逻辑控制器 (PLC)

现场发送器和过程传感器


烟雾和热量探测器

电动汽车充电基础设施

电池组



为无绳电动工具供电



Setting MID OUT voltage to 12 V or 15 V using R3 and R4 resistors

为电池组的 MCU 供电

3 说明

TPS7A43 低压降 (LDO) 线性稳压器集 4V 至 85V 输入 电压范围和超低静态电流 (I_Q) 特性于一体。

此器件可支持各种输入电压(例如,15 节电池和 24V 至

48V 线路电源),并可承受高达 85V 的线路瞬态电 压。这些特性帮助现代电器满足日益严苛的能源要求, 并有助于延长便携式电源解决方案的电池寿命。

TPS7A43 有固定输出电压和可调节输出电压两种版本 可供选用。标准电压选项中提供了固定输出选项,而可 调节输出电压版本使用外部反馈电阻器将输出电压设置 为 1.24V 到 14.5V 之间。主输出 (OUT) 具有 1% 的输 出调节精度,可对大部分微控制器 (MCU) 基准电压进 行精密调节。该器件还提供第二中间输出 (MID_OUT),可用于偏置栅极驱动器以代替分立式调 节器。MID OUT 使用两个逻辑引脚(MVSEL1 和 MVSEL2) 在 10V、12V 或 15V 之间调节中间输出电 源轨。

TPS7A43 具有精密使能输入,可帮助使用来自输入端 的电阻分压器在固定和准确的阈值电压下启用或禁用 LDO.

电源正常状态 (PG) 输出用于监测反馈引脚电压,从而 指示输出电压的状态。EN 输入和 PG 输出可用于对系 统中多个电源进行排序。内置电流限制和热关断有助于 在发生负载短路或故障时保护稳压器。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS7A43	HVSSOP (10)	3.00mm × 3.00mm

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。



Table of Contents

1 特性 1	8 Application and Implementation	16
2 应用		16
3 说明		18
4 Revision History		19
5 Pin Configuration and Functions		19
6 Specifications4		19
6.1 Absolute Maximum Ratings4		20
6.2 ESD Ratings4	44 Davida and Daarres at 44 an Oran ant	<mark>2</mark>
6.3 Recommended Operating Conditions	44 4 D	<mark>2</mark>
6.4 Thermal Information		2
6.5 Electrical Characteristics		<mark>2</mark>
6.6 Typical Characteristics		2
7 Detailed Description10		2 [^]
7.1 Overview10		
7.2 Functional Block Diagrams10		
7.3 Feature Description11		2 ²
7.4 Device Functional Modes15		

4 Revision History


注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
December 2020	*	Initial Release

Submit Document Feedback



5 Pin Configuration and Functions






图 5-1. DGQ Package (Adjustable), Top View

图 5-2. DGQ Package (Fixed), 10-Pin HVSSOP, Top View

表 5-1. Pin Functions

PIN			7			
NAME	DGQ (Adjustable)	DGQ (Fixed)	I/O	DESCRIPTION		
EN	6	6	Input	Precision enable pin. Driving this pin to logic high enables the device. Driving this pin to logic low disables the device. This pin can be left floating to enable the device because the device features an internal pullup resistor to the IN pin. If this pin is tied to the IN pin then the input voltage must not exceed 18 V; see the Recommended Operating Conditions table.		
FB	2		Input	Feedback pin. Input to the control-loop error amplifier. This pin is used to set the output voltage of the device with the use of external resistors. For adjustable-voltage version devices only. This pin must not be left floating.		
GND	5	5	_	Ground pin.		
IN	10	10	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground; see the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the IN and GND pins of the device as possible.		
MID_OUT	8	8	Output	MID output pin. A capacitor is required from MID_OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor from MID_OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the MID output capacitor as close to the MID_OUT and GND pins of the device as possible.		
MVSEL1	4	4	Input	Mid output voltage select pin. The MVSEL1 and MVSEL2 pins can be used to set the MID_OUT output voltage; see the <i>Electrical Characteristics</i> table for details on how to set the MID_OUT voltage using the MVSEL1 and MVSEL2 pins.		
MVSEL2	7	7	Input	Mid output voltage select pin. The MVSEL2 and MVSEL1 pins can be used to set the MID_OUT output voltage; see the <i>Electrical Characteristics</i> table for details on how to set the MID_OUT voltage using the MVSEL1 and MVSEL2 pins.		
NC	9	9	_	No internal connection. This pin must be left floating.		
NC/GND	_	2	_	No internal connection. This pin can be left floating or tied to the GND plane to improve thermal performance.		
OUT	1	1	Output	Output pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor from OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the OUT and GND pins of the device as possible.		
PG	3	3	Output	Power-good pin; an open-drain output indicates when the output voltage reaches V _{IT(PG, RISING)} (typical). If not used, this pin can be left floating or tied to the GND plane to improve thermal performance.		

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



表 5-1. Pin Functions (continued)

PIN						
NAME	DGQ (Adjustable)	DGQ (Fixed)	I/O	DESCRIPTION		
Thermal pad	Pad	Pad	_	Exposed pad of the package. Connect this pad to ground or leave floating. Connect the thermal pad to a large-area GND plane for improved thermal performance.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
	V _{IN}	- 0.3	90		
Voltage ⁽²⁾	V _{OUT} ⁽³⁾ (adjustable version)	- 0.3	V _{MID} + 0.3		
	V _{OUT} (fixed version)	- 0.3	5.5		
	V _{MID_OUT} ⁽⁴⁾	- 0.3	V _{IN} + 0.3		
	V_{FB}	- 0.3	5.5	V	
	V _{EN}	- 0.3	20		
	V _{MVSEL1}	- 0.3	20		
	V _{MVSEL2}	- 0.3	20		
	V_{PG}	- 0.3	20		
Current	Maximum output	Internally lin	nited	^	
Current	Maximum MID output	Internally limited		Α	
Tomporaturo	Operating junction, T _J	- 50	150	°C	
Temperature	Storage, T _{stg}	- 65	150	°C	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages with respect to GND.
- (3) V_{MID OUT} + 0.3 V or 20 V (whichever is smaller).
- (4) V_{IN} + 0.3 V or 20 V (whichever is smaller).

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	, v

- (1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

Product Folder Links: TPS7A43



6.3 Recommended Operating Conditions

		MIN	NOM MA	X UNIT
V _{IN}	Input voltage	4	8	5 V
V _{MID_OUT}	MID output voltage	10	1	5 V
V _{OUT}	Output voltage (adjustable version)	1.24	V _{MID_OUT} V _{DO(OU}	V
V _{OUT}	Output voltage (fixed version)	1.25	5	5 V
I _{OUT}	Output current	0	50 - I _{MID_OL}	_{JT} mA
I _{MID_OUT}	MID rail output current	0	5	0 mA
V _{MVSEL1}	MID voltage select input voltage 1	0	1	8 V
V _{MVSEL2}	MID voltage select input voltage 2	0	1	8 V
V _{EN}	Enable voltage	0	1	8 V
V _{PG} ⁽¹⁾	Power-good voltage	0	1	8 V
C _{IN} ⁽²⁾	Input capacitor		0.1	μF
C _{OUT} (2)	Output capacitor	1	2.2 10	0 μ F
C _{MID_OUT} (2) (3)	MID output capacitor	3 x C _{OUT}		μF
TJ	Operating junction temperature	- 40	12	5 °C

- (1) Select pullup resistor to limit PG pin sink current when PG output is driven low. See *Power Good* section for details.
- (2) All capacitor values are assumed to derate to 50% of the nominal capacitor value.
- (3) Maintain a 3:1 ratio between C_{MID OUT} vs C_{OUT} for stability

6.4 Thermal Information

		TPS7A43	
	THERMAL METRIC ⁽¹⁾	HVSSOP (DGQ)	UNIT
		8 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	53.7	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	76.6	°C/W
R ₀ JB	Junction-to-board thermal resistance	26.8	°C/W
$\Psi_{\sf JT}$	Junction-to-top characterization parameter	3.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	26.7	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	9.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

specified at T_J = -40° C to +125°C, V_{IN} = $V_{OUT(nom)}$ + 1.5V or 4V, whiever is greater, FB tied to OUT (adjustable version only), I_{OUT} = 1 mA, I_{MID_OUT} = open, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, V_{IN} = 1 μ F, V_{IN} F, and V_{OUT} = 1 μ F (unless otherwise noted); typical values are at V_{IJ} = 25°C

VMVSEL2 ≥ VMVSEL2 VMV	PAF	RAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
A VOUT	∆ V _{OUT}		Adjustable version, V _{OUT}	= V _{FB}	1.228	1.24	1.252	V
Fixed output version -1			Fixed output version, T _J =	25℃	- 0.5		0.5	
Δ V _{OUT(Δ VNN)} Line regulation(1)	∆ V _{OUT}	accuracy	Fixed output version		- 1		1	%
\(\Delta \ \ \Delta \ \ \Delta \	V _{FB}	Feedback voltage	Adjustable version only			1.24		V
Mail_Outricom + 1.5 V ≤ V _{IN} ≤ 85 V -0.01 0.01		(1)	(V _{OUT(nom)} + 1 V or 4 V) ≤		- 0.1		0.1	0/
Man_Out = 0mA	△ V _{OUT(△ VIN)}	Line regulation(1)	V _{MID OUT(nom)} + 1.5 V ≤ \	/ _{IN} ≤ 85 V	- 0.01		0.01	%
MID output voitage of Verticol Mid output current Verticol Mid output current Verticol Mid output current Verticol Mid output Verticol Mid output Verticol Mid output Verticol Mid output Verticol Ver	$\Delta V_{OUT(\Delta IOUT)}$	Load regulation			- 0.5		0.5	%
Δ V _{MID_OUT} MID output voltage accuracy V _{IN} = V _{MID_OUT} + 1.5 V or V _{MNSEL1} (HGH); V _{MNSEL2} (HIGH); V _{MNSEL2} (HIGH); V _{MNSEL2} ≥ V _{MNS}					14.25	15	15.75	V
Δ Λ ΜΙD_OUT(A Line regulation of MID output(1) Λ ΜΙD_OUT (1) Λ ΜΙD_O	$^{\Delta}$ V _{MID} OUT	,	V _{IN} = V _{MID_OUT} + 1.5 V	or V _{MVSEL1} ≥ V _{MVSEL1(HIGH)} ,	11.4	12	12.6	
MID output (1)					9.5	10	10.5	
Note	$^{\Delta}$ V _{MID_OUT($^{\Delta}$}		$(V_{MID_OUT(nom)} + 1.5 \text{ V} \leq V_{IN} \leq 85 \text{ V},$ $I_{MID_OUT} = 1 \text{ mA}, I_{OUT} = 0 \text{ mA}$		- 0.1		0.1	%
Voo(QUT)	_ `		$V_{IN} = V_{MID_OUT} + 1.5 V$		- 0.3		0.3	%
$\begin{array}{c} \text{VDO(MID_OUT)} \\ \text{VIN} \text{ to V}_{\text{MD_OUT}}(2) \\ \text{VIN} \text{ to V}_{\text{MD_OUT}}(2) \\ \text{VIN} \text{ to V}_{\text{MD_OUT}}(2) \\ \text{VOUT} = 0.9 \times \text{V}_{\text{OUT}(\text{nom})} \\ \text{VOUT} = 0.9 \times \text{V}_{\text{OUT}(\text{nom})} \\ \text{VOUT} = 0.9 \times \text{VMID_OUT}(\text{nom}) \\ \text{VIN} = \text{VMID_OUT} + 1.5 \text{ V} \\ \text{VOUT} = 0.9 \times \text{VMID_OUT}(\text{nom}) \\ \text{VIN} = \text{VMID_OUT} + 1.5 \text{ V} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} = \text{VIN} \\ \text{VIN} = \text$	V _{DO(OUT)}		I _{OUT} = 50 mA				200	mV
$ \begin{array}{c} I_{CL(MID_OUT)} & MID \ output \ current \ limit \end{array} \qquad \begin{array}{c} V_{OUT} = 0.9 \times V_{MID_OUT(nom)} \\ V_{IN} = V_{MID_OUT} + 1.5 \ V \end{array} \qquad 100 \qquad 125 \qquad 160 \qquad mA \\ $	V _{DO(MID_OUT)}		I _{MID_OUT} = 50 mA				600	mV
	I _{CL(OUT)}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$		100	125	165	mA
$I_{SND} = \frac{1}{I_{OUT}} = $	I _{CL(MID_OUT)}	· •	$V_{OUT} = 0.9 \times V_{MID_OUT(nor}$ $V_{IN} = V_{MID_OUT} + 1.5 V$	n)	100	125	160	mA
$ I_{GND} $			I _{OUT} = I _{MID OUT} = 0 mA,	T _J = 25°C		5.5	7	μΑ
$ \begin{vmatrix} I_{OUT} = 50 \text{ mA}, \\ V_{IN} = V_{MID_OUT} + 1.5 \text{ V} \end{vmatrix} $ $ \begin{vmatrix} I_{SHUTDOWN} \end{vmatrix} $ $ \begin{vmatrix} Shutdown current \end{vmatrix} $ $ \begin{vmatrix} V_{EN} \le V_{EN(LOW)}, \\ V_{MID_OUT} = I_{MID_OUT} = 0 \text{ mA} \end{vmatrix} $ $ \begin{vmatrix} I_{FB} \end{vmatrix} $ $ \begin{vmatrix} FB \end{vmatrix} $ $ \begin{vmatrix}$	ICND	Ground nin current		$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			9	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	·GND	Greana pin canoni				185		μA
Indext	I _{SHUTDOWN}	Shutdown current	$V_{MID~OUT(nom)} + 1.5 V \leq$	V _{IN} ≤ 85 V		710	1900	nA
Moderate	I _{FB}	FB pin current				10		nA
IEN EN pin current V _{EN} = 17 V 10 nA V _{MVSEL1(HIGH)} MVSEL1 pin high-level input voltage 0.9 V V _{MVSEL1(LOW)} MVSEL1 pin low-level input voltage 0.3 V V _{MVSEL2(HIGH)} MVSEL2 pin high-level input voltage 0.9 V MV MVSEL2 pin low-level input voltage 0.3 V	I _{MVSEL1}	MVSEL1 pin current	V _{MVSEL1} = 17 V			10		nA
VMVSEL1 pin high-level input voltage 0.9 VMVSEL1 pin low-level input voltage 0.3 VMVSEL1 pin low-level input voltage 0.3 VMVSEL2 pin high-level input voltage 0.9 VMVSEL2 pin low-level input voltage 0.9	I _{MVSEL2}	MVSEL2 pin current	V _{MVSEL2} = 17 V			10		nA
VMVSEL1(HIGH) level input voltage VMVSEL1(LOW) MVSEL1 pin low-level input voltage VMVSEL2(HIGH) MVSEL2 pin high-level input voltage VMVSEL2(HIGH) MVSEL2 pin low-	EN	EN pin current	V _{EN} = 17 V			10		nA
VMVSEL1(LOW) level input voltage VMVSEL2 pin high-level input voltage VMVSEL2(HIGH) level input voltage VMVSEL2 pin low-	V _{MVSEL1(HIGH)}				0.9			V
VMVSEL2(HIGH) level input voltage 0.9 V MVSEL2 pin low-	V _{MVSEL1(LOW)}						0.3	V
	V _{MVSEL2(HIGH)}				0.9			V
	V _{MVSEL2(LOW)}						0.3	V

Submit Document Feedback



6.5 Electrical Characteristics (continued)

specified at T $_J$ = -40° C to +125 $^{\circ}$ C, V $_{IN}$ = V $_{OUT(nom)}$ + 1.5V or 4V, whiever is greater, FB tied to OUT (adjustable version only), I $_{OUT}$ = 1 mA, I $_{MID_OUT}$ = open,V $_{EN}$ = 2 V, V $_{MVSEL1}$ = 0.9 V, V $_{MVSEL2}$ = 0.9 V, C $_{IN}$ = 1 $_{\mu}$ F, C $_{MID_OUT}$ = 4.7 $_{\mu}$ F, and C $_{OUT}$ = 1 $_{\mu}$ F (unless otherwise noted); typical values are at T $_{J}$ = 25 $^{\circ}$ C

PARAMETER		TEST	TEST CONDITIONS		TYP	MAX	UNIT
V _{EN(HI)}	Enable rising threshold	Device enabled		1.2	1.24	1.35	V
V _{EN(LOW)}	Enable falling threshold	Device disabled		1.15	1.19	1.27	V
V _{EN(HYST)}	Enable pin hysteresis				50		mV
V _{IT(PG,RISING)}	PG pin threshold rising	$R_{PULLUP} = 10 \text{ k} \Omega$, V_{OU} $V_{IN} \ge V_{UVLO(RISING)}$	_{JT} rising,		93	96.5	%V _{OUT}
V _{HYS(PG)}	PG pin hysteresis	R_{PULLUP} = 10 k Ω , V_{OUT} falling, $V_{IN} \ge V_{UVLO(RISING)}$			3		%V _{OUT}
V _{IT(PG,FALLING)}	PG pin threshold falling	$R_{PULLUP} = 10 \text{ k} \Omega$, V_{OUT} falling, $V_{IN} \ge V_{UVLO(RISING)}$		84	90		%V _{OUT}
V _{OL(PG)}	PG pin low level output voltage	V _{OUT} < V _{IT(PG,FALLING)} , I _{PG-SINK} = 500 μA				0.4	V
I _{LKG(PG)}	PG pin leakage current	V _{OUT} > V _{IT(PG,RISING)} , V _{PG} = 18 V			5	130	nA
			f = 10 Hz		85		
DCDD	Power-supply rejection ratio of OUT rail	I _{OUT} = 20mA	f = 100 Hz		85		dB
PSRR _(OUT)			f = 1 kHz		90		
			f = 100 kHz		75		
			f = 10 Hz		60		dB
Denn	Power-supply	- 20mA	f = 100 Hz		55		dB
PSRR _(MID_OUT)	rejection ratio of MID_OUT rail	I _{MID_OUT} = 20mA	f = 1 kHz		50		dB
	_		f = 100 kHz		50		dB
V _n	Output noise voltage	BW = 10 Hz to 100 kH	Iz, V _{OUT} = 1.2 V		124		μ V _{RMS}
T _{SD(shutdown)}	Thermal shutdown temperature	Shutdown, temperatur	re increasing		170		°C


⁽¹⁾ Line regulation from Input of the LDO to the final output of the LDO.


⁽²⁾ V_{DO} is measured with V_{IN} = 0.97 × $V_{OUT(nom)}$ for fixed output voltage versions. V_{DO} is not measured for fixed output voltage versions when $V_{OUT} \le 2.5$ V. For the adjustable output device, V_{DO} is measured with V_{FB} = 0.97 × $V_{FB(nom)}$.




6.6 Typical Characteristics


at operating temperature T_J = 25°C, I_{OUT} = 1 mA, I_{MID_OUT} = open, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, C_{OUT} = 1 μ F, and V_{IN} = V_{MID_OUT} + 1.5 V (unless otherwise noted); typical values are at T_J = 25°C






 V_{MVSEL1} = 0 V, V_{MVSEL2} = 0.9 V, V_{IN} ramp rate = 45 mV/ μ s










 $V_{\text{IN}} = 15 \text{ V to } 85 \text{ V, } V_{\text{IN}} \text{ ramp rate} = 10 \text{ V/} \, \mu \text{ s,V}_{\text{MVSEL1}} = 0 \text{ V,} \\ V_{\text{MVSEL2}} = 0.9 \text{ V, } I_{\text{OUT}} = 1 \text{ mA, } I_{\text{MID_OUT}} = \text{open}$

 V_{IN} = 15 V to 85 V, V_{IN} ramp rate = 10 V/ μ s, V_{MVSEL1} = 0 V, V_{MVSEL2} = 0.9 V, I_{OUT} = 1 mA, I_{MID_OUT} = open









 V_{IN} = 15 V to 85 V, V_{IN} ramp rate = 10 V/ μ s, V_{MVSEL1} = 0 V, V_{MVSEL2} = 0.9 V, I_{OUT} = I_{MID_OUT} = 50 mA

 V_{IN} = 15 V to 85 V, V_{IN} ramp rate = 10 V/ μ s,V_{MVSEL1} = 0 V, V_{MVSEL2} = 0.9 V, I_{OUT} = I_{MID_OUT} = 50 mA

图 6-5. Line Transient


图 6-6. Line Transient (Zoom on V_{OUT})

Submit Document Feedback




6.6 Typical Characteristics (continued)

at operating temperature T_J = 25°C, I_{OUT} = 1 mA, I_{MID_OUT} = open, V_{EN} = 2 V, V_{MVSEL1} = 0.9 V, V_{MVSEL2} = 0.9 V, C_{IN} = 1 μ F, C_{MID_OUT} = 4.7 μ F, C_{OUT} = 1 μ F, and V_{IN} = V_{MID_OUT} + 1.5 V (unless otherwise noted); typical values are at T_J = 25°C




 V_{IN} = 15 V to 85 V, V_{IN} ramp rate = 10 V/ μ s, V_{MVSEL1} = 0 V, V_{MVSEL2} = 0.9 V, I_{OUT} = I_{MID_OUT} = 50 mA

图 6-7. Line Transient V_{IN} Rising Edge




 V_{IN} = 50 V, V_{MVSEL1} = 0 V, V_{MVSEL2} = 0.9 V, I_{MID_OUT} = 1 mA, I_{OUT} slew rate = 1 A/ μ s

图 6-9. Load Transient




 C_{IN} = open, C_{OUT} = 1 $~\mu$ F, V_{MID_OUT} = 12 V, C_{MID_OUT} = 3.3 $~\mu$ F, I_{MID_OUT} = 20 mA, and I_{OUT} = open

图 6-11. V_{MID OUT} PSRR vs Frequency




 V_{IN} = 15 V to 85 V, V_{IN} ramp rate = 10 V/ μ s, V_{MVSEL1} = 0 V, V_{MVSEL2} = 0.9 V, I_{OUT} = I_{MID_OUT} = 50 mA

图 6-8. Line Transient VIN Falling Edge



 $V_{\text{IN}} = 50 \text{ V,V}_{\text{MVSEL1}} = 0 \text{ V, V}_{\text{MVSEL2}} = 0.9 \text{ V, I}_{\text{MID}_\text{OUT}} = 1 \text{ mA,}$ $I_{\text{OUT}} \text{ slew rate} = 1 \text{ A/} \ \mu \text{ s}$

图 6-10. Load Transient, I_{OUT} Rising Edge



 C_{IN} = open, C_{OUT} = 1 μ F, $V_{\text{MID_OUT}}$ = 12 V, $C_{\text{MID_OUT}}$ = 3.3 μ F, I_{MID} OUT = open, and I_{OUT} = 20 mA

图 6-12. V_{OUT} PSRR vs Frequency



7 Detailed Description

7.1 Overview

The TPS7A43 is an 85-V, low quiescent current, low-dropout (LDO) linear regulator. The low I_Q performance makes the device an excellent choice for battery-powered or line-power applications that are expected to meet increasingly stringent standby-power standards.

The device high accuracy over temperature and power-good indication make this device an excellent choice for meeting a wide range of microcontroller power requirements. The device features a selectable MID_OUT voltage pin to provide a secondary voltage rail for various handheld power tool applications.

For increased reliability, the TPS7A43 also incorporates precision enable, output current limit, active discharge, and thermal shutdown protection. The operating junction temperature is - 40°C to +125°C, and adds margin for applications concerned with higher working ambient temperatures.

7.2 Functional Block Diagrams




图 7-1. Adjustable Version

Submit Document Feedback






图 7-2. Fixed Version

7.3 Feature Description

7.3.1 MID_OUT Voltage Selection

The TPS7A43 features a MID_OUT voltage pin that provides a secondary output voltage supply in addition to the OUT pin, which is the main output voltage supply. The MID_OUT voltage can be set using the MVSEL1 and MVSEL2 pins; see the MID_OUT voltage Setting section for more details.

7.3.2 Precision Enable

The TPS7A43 features a precision enable circuit. The enable pin (EN) is active high; thus, enable the devcie by forcing the voltage of the enable pin to exceed the minimum EN pin high-level voltage (see the *Electrical Characteristics* table). Turn off the device by forcing the voltage of the enable pin to drop below the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). This device has an internal pullup resisor to the IN pin that enables the device when the EN pin is left floating.

If this pin is tied to the IN pin; the input voltage must not exceed 18 V; see the *Recommended Operating Conditions* table.

As shown in 🛭 7-3, an external resistor divider circuit can be used to enable the device using the input voltage.




图 7-3. Enable the Device Using the Input Voltage

The $V_{EN(HI)}$ (maximum) threshold and the minimum input voltage to the application can be used to set the R_1 to R_2 resistor divider ratio. The values of the R_2 and R_1 resistors then can be calcualted to minimize the leakeage current throught the divider.

7.3.3 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{IN} - V_{OUT}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}}$$
 (1)

7.3.4 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brickwall scheme. In a high-load current fault, the brickwall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.

Submit Document Feedback



§ 7-4 shows a diagram of the current limit.




图 7-4. Current Limit

7.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to T_{SD(shutdown)} (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to T_{SD(reset)} (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during startup can be high from large V_{IN} - V_{OUT} voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before startup completes.

When the thermal limit is triggered with the load current near the value of the current limit, the output may oscillate prior to the output switching off.

For reliable operation, limit the junction temperature to the maximum listed in the Recommended Operating Conditions table. Operation above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.



7.3.6 Power Good

The power-good (PG) pin is an open-drain output and can be connected to a regulated supply through an external pullup resistor. The maximum pullup voltage is listed as V_{PG} in the *Recommended Operating Conditions* table. For the PG pin to have a valid output, the voltage on the IN pin must be greater than $V_{UVLO(RISING)}$, as listed in the *Electrical Characteristics* table. When the V_{OUT} exceeds $V_{IT(PG,RISING)}$, the PG output is high impedance and the PG pin voltage pulls up to the connected regulated supply. When the regulated output falls below $V_{IT(PG,FALLING)}$, the open-drain output turns on and pulls the PG output low after a short deglitch time. If output voltage monitoring is not needed, the PG pin can be left floating or connected to ground.

The recommended maximum PG pin sink current ($I_{PG-SINK}$) and the leakage current into the PG pin ($I_{LKG(PG)}$) are listed in the *Electrical Characteristics* table.

The PG pullup voltage (V_{PG_PULLUP}), the desired minimum power-good output voltage (V_{PG_MIN}), and $I_{LKG(PG)}$ limit the maximum PG pin pullup resistor value (R_{PG_PULLUP}). V_{PG_PULLUP} , the PG pin low-level output voltage ($V_{OL(PG)}$), and I_{PG_SINK} limit the minimum R_{PG_PULLUP} . Maximum and minimum values for R_{PG_PULLUP} can be calculated from the following equations:

$$R_{PG PULLUP(MAX)} = (V_{PG PULLUP} - V_{PG(MIN)}) / I_{LKG(PG) MAX}$$
(2)

$$R_{PG PULLUP(MIN)} = (V_{PG PULLUP} - V_{OL(PG)}) / I_{PG-SINK}$$
(3)

For example, if the PG pin is connected to a pullup resistor with a 3.3-V external supply, from the *Electrical Characteristics*, $R_{PG-PULLUP(MAX)}$ is 25 M Ω . From the *Electrical Characteristics* table, $R_{PG-PULLUP(MIN)}$ is 6.6 k Ω .

Submit Document Feedback



7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

The *Device Functional Mode Comparison* table shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

	表 7-1. Device	Functional	Mode	Comparison
--	---------------	-------------------	------	------------

The state of the s								
OPERATING MODE	PARAMETER							
OFERATING MODE	V _{IN}	V _{EN}	I _{OUT}	TJ				
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$				
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	V _{EN} > V _{EN(HI)}	I _{OUT} < I _{OUT(max)}	$T_J < T_{SD(shutdown)}$				
Disabled (any true condition disables the device)	V _{IN} < V _{UVLO}	V _{EN} < V _{EN(LOW)}	Not applicable	$T_J > T_{SD(shutdown)}$				

7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is less than the thermal shutdown temperature (T_J < T_{SD})
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off and internal circuits are shutdown.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 MID_OUT Voltage Setting

The MID_OUT voltage has three different output voltage levels (10 V, 12 V, and 15 V), as listed in 表 8-1, depending on the MVSEL1 and MVSEL2 pins voltage settings.

表 8-1. MID_OUT Voltage Setting

SET V _{MVSEL1}	SET V _{MVSEL2}	MID_OUT
$0.9~V \leqslant V_{MVSEL1} \leqslant 17~V$	$0 \text{ V} \leqslant V_{\text{MVSEL2}} \leqslant 0.4 \text{ V}$	10 V
$0 \text{ V} \leqslant \text{V}_{\text{MVSEL1}} \leqslant 17 \text{ V}$	$0.9 \text{ V} \leqslant \text{V}_{\text{MVSEL2}} \leqslant 17 \text{ V}$	12 V
$0 \text{ V} \leqslant V_{\text{MVSEL1}} \leqslant 0.4 \text{ V}$	$0 \text{ V} \leqslant V_{\text{MVSEL2}} \leqslant 0.4 \text{ V}$	15 V

For adjustable voltage options of the TPS7A43, and to maintain voltage regulation on the MID_OUT and OUT pins, the input voltage must be kept \geq MID_OUT + V_{DO(MID_OUT)}. Additionally, to maintain regulation on the OUT pin, the MID_OUT voltage must be set \geq V_{OUT(nom)} + V_{DO(OUT)}.

TI recommends setting the MVSEL1 and MVSEL2 voltages for both the fixed and adjustable voltage options before enabling the device to set the MID_OUT voltage level; however, the MID_OUT voltage setting can be changed to a different level after the device had powered up.

8.1.2 Adjustable Device Feedback Resistors

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$$
 (4)

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100x the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le V_{OUT} / (I_{FB} \times 100)$$
 (5)

8.1.3 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

Submit Document Feedback



8.1.4 Input and Output Capacitor Requirements

An input capacitor is not required for stability except when the device maximum current is sourced from the MID_OUT pin. However, adding an input capacitor is always good analog design practice to counteract reactive input sources and improve transient response, input ripple, and PSRR. Starting with the nominal input capacitor value is required if large, fast transient load or line transients are anticipated on the MID_OUT pin or if the device is located several inches from the input power source.

A minimum of a 3:1 capacitor ratio between C_{MID_OUT} and C_{OUT} is required for proper operation of the TPS7A43 LDO and TI recommends 4.7- μ F capacitor to be connected from the MID OUT pin to GND.

A minimum 1- μ F output capacitor is required for V_{OUT} stability. A maximum 100- μ F output capacitor can be used as long as the 3:1 rato between C_{MID OUT} and C_{OUT} is maintained.

8.1.5 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (6)

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{7}$$

Thermal resistance (R $_{\theta}$ JA) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

8.1.6 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (Ψ_{JT}) and junction-to-board characterization parameter (Ψ_{JB}). These parameters provide two methods for calculating the junction temperature (Ψ_{JT}) with the temperature at the center-top of device package (Ψ_{JT}) to calculate the junction temperature. Use the junction-to-board characterization parameter (Ψ_{JB}) with the PCB surface temperature 1 mm from the device package (Ψ_{JB}) to calculate the junction temperature.



$$T_{IJ} = T_T + \psi_{IJT} \times P_D \tag{8}$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{9}$$

where

 T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the Semiconductor and IC Package Thermal Metrics application report.

8.2 Typical Application

This section discusses the implementation of the TPS7A43 in cordless power tools application. 🗵 8-1 shows a typical circuit diagram for this application.




图 8-1. Powering Cordless Power Tools

8.2.1 Design Requirements

表 8-2 summarizes the design requirements for 图 8-1.

表 8-2. Design Parameters

PARAMETER	DESIGN VALUES			
V _{IN}	15 V (min), 85 V (transient max)			
V _{OUT}	3.3 V ± 2 %			
V _{MID_OUT}	12 V ± 5 %			
I _(IN) (no load)	< 9 µA			
I _{OUT} (tpyical), (max)	20 mA, 50 mA			
I _{MID_OUT} (tpyical), (max)	open , 1 mA			
T _A	60 °C (max)			

8.2.2 Detailed Design Procedure


A 3.3-V fixed output voltage devcie is slected for this application and the MVSEL1 pin is tied to GND to simplify this design. The gate driver circuit is driven using the V_{MID_OUT} voltage by setting the MVSEL1 and MVSEL2 pins by means of the MCU and GND refrence.

The input and output capacitors are selected in accordance with the Recommneded Operating Conditions table.

Product Folder Links: TPS7A43



8.2.3 Application Curves



9 Power Supply Recommendations

The device is designed to operate from an input supply voltage range of 4 V to 85 V. To ensure that the output voltage is well regulated and dynamic performance is optimum, the input supply must be at least V_{MID_OUT(nom)} + 1.5 V. Connect a low output impedance power supply directly to the input pin of the TPS7A43.

10 Layout

10.1 Layout Guidelines

- Place input and output capacitors as close to the device pins as possible.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device and under the thermal pad to distribute heat.
- Only place tented thermal vias directly beneath the thermal pad of the DGQ package. An untented via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

ADVANCE INFORMATION

10.2 Layout Examples




图 10-1. Adjustable Version Layout Example




图 10-2. Fixed Version Layout Example

Product Folder Links: TPS7A43



11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

表 11-1. Device Nomenclature(1)

PRODUCT	V _{OUT}				
TPS7A43xx(x) yyy z	 xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; for output voltages with a resolution of 50 mV, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). 01 indicates adjustable output version. yyy is the package designator. z is the package quantity. R is for large quantity reel, T is for small quantity reel. 				

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS7A43



PACKAGE OPTION ADDENDUM

9-Mar-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTPS7A4301DGQR	ACTIVE	HVSSOP	DGQ	10	2500	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
PTPS7A4333DGQR	ACTIVE	HVSSOP	DGQ	10	2500	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
PTPS7A4350DGQR	ACTIVE	HVSSOP	DGQ	10	2500	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
TPS7A4301DGQR	PREVIEW	HVSSOP	DGQ	10	2500	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		
TPS7A4333DGQR	PREVIEW	HVSSOP	DGQ	10	2500	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		
TPS7A4350DGQR	PREVIEW	HVSSOP	DGQ	10	2500	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

9-Mar-2021


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224775/A



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司