

# TPS7B63xx-Q1 300mA、40V 高压超低静态电流看门狗 LDO

### 1 特性

- 符合汽车应用要求的 AEC-Q100 标准:
  - 温度等级 1: 40°C 至 125°C 、 T<sub>A</sub>
- 最大输出电流:300mA
- 4V至40V宽 V<sub>IN</sub>输入电压范围,瞬态电压高达
- 3.3V 和 5V 两种固定输出电压
- 最大压降电压: 400mV/300mA
- 在宽电容(4.7μF 至 500μF) 和 ESR(0.001Ω至 20Ω)范围内,与输出电容器搭配使用时可保持稳
- 低静态电流 (I<sub>(O)</sub>):
  - EN 为低电平 ( 关断模式 ) 时 < 4μA
  - 轻负载时典型值为 19μA (WD EN 为高电平, 看门狗已禁用)
- 可针对窗口看门狗和标准看门狗进行配置
- 开关窗口比例可配置为 1:1 或 8:1
- 完全可调的看门狗周期(10ms 至 500ms)
- 看门狗周期精度为 10%
- 专用 WD\_EN 引脚,用于控制看门狗开关
- 完全可调的电源正常阈值和电源正常延迟周期
- 针对 UVLO 的低输入电压跟踪功能
- 集成故障保护
  - 过载电流限制保护
  - 热关断
- 提供功能安全
  - 可帮助进行功能安全系统设计的文档
- 16 引脚 HTSSOP 封装

#### 2 应用

- 汽车 MCU 电源
- 车身控制模块 (BCM)
- 座椅舒适模块
- EV 和 HEV 电池管理系统 (BMS)
- 电子换挡器
- 变速箱
- 电动助力转向 (EPS)

### 3 说明

在汽车微控制器或微处理器电源应用中,看门狗用于监 测微控制器的工作状态,以防止软件失控。要确保系统 的可靠性,必须使看门狗与微控制器彼此独立。


TPS7B63xx-Q1 是 300mA 看门狗低压降稳压器 (LDO) 系列器件,额定工作电压高达 40V,轻负载条件下的 典型静态电流仅为 19µA。该系列器件集成了一项可编 程功能,用于选择窗口看门狗或标准看门狗,并使用外 部电阻设置看门狗时间,精度在10%以内。

TPS7B63xx-Q1 器件上的 PG 引脚指示输出电压何时 达到稳定且处于稳压范围内。可以通过选择外部组件来 调整电源正常延迟周期和电源正常阈值。该系列器件还 具有集成的短路保护和过流保护功能。上述特性组合使 得该系列器件极具灵活性,适用于为汽车应用中的微控 制器供电。

#### 器件信息

器件型号(1)	输出电压	封装
TPS7B6333-Q1	固定 3.3V	HTSSOP (16)
TPS7B6350-Q1	固定 5V	(10)

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



典型应用原理图



### **Table of Contents**


7.4 Device Functional Modes	19
	20
	20
0.0 T 1.1 A 11.11	
	23
40.4.1	23
4001 15 1	23
	24
44 4 D	24
	24
44.00 ( )	24
·	24
	24
	24
40 Markaniaal Daalaaniaa anal Ondanakia	
	24
	7.4 Device Functional Modes 8 Application and Implementation

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

C	nanges from Revision A (March 2017) to Revision B (September 2020)	Page
	更新了整个文档的表、图和交叉参考的编号格式	1
•	更改了特性部分中汽车特定应用的项目符号	1
•	将 <i>特性</i> 部分的看门狗周期精度从 9% 更改为 10%	1
•		1
•	将 <i>说明</i> 部分的精度从 <b>9%</b> 更改为 <b>10%</b>	
•	Added ESD classification levels to ESD Ratings table	4
•	Changed V <sub>OUT</sub> parameter: added temperature range to test conditions of first parameter row and added second row to parameter	
•	Changed V <sub>(dropout)</sub> maximum specification in second row of parameter from 260 mV to 325 mV	5
•	Changed $t_{(DEGLITCH)}$ minimum specification from 100 $\mu$ s to 50 $\mu$ s, changed $t_{(DLY\_FIX)}$ maximum specificm 550 $\mu$ s to 900 $\mu$ s, and deleted $t_{(DLY\_FIX)}$ minimum specification	fication
•	Changed fault 1 maximum open-window duration from t <sub>(WD)</sub> / 2 to t <sub>(WD)</sub>	18
C	hanges from Revision * (February 2017) to Revision A (March 2017)	Page
•	更改了 <i>典型应用原理图</i>	1
•	Changed Dropout Voltage vs Output Current graph	8
•	Changed Load Regulation graph	8
•	Changed TPS7B63xx-Q1 Typical Application Schematic	20



# **5 Pin Configuration and Functions**



NC - No internal connection

图 5-1. PWP PowerPAD™ Package, 16-Pin HTSSOP With Exposed Thermal Pad, Top View

### **Pin Functions**

PIN			DECODINE
NAME	NO.	l/O	DESCRIPTION
DELAY	8	0	Power-good delay-period adjustment pin. Connect this pin via a capacitor to ground to adjust the power-good delay time.
EN	2	I	Device enable pin. Pull this pin down to low-level voltage to disable the device. Pull this pin up to high-level voltage to enable the device.
FSEL	3	ı	Internal oscillator-frequency selection pin. Pull this pin down to low-level voltage to select the high-frequency oscillator. Pull this pin up to high-level voltage to select the low-frequency oscillator.
GND	5, 13	_	Ground reference
IN	1	I	Device input power supply pin
NC	6	_	Not connected
OUT	16	0	Device 3.3-V or 5-V regulated output-voltage pin
PG	14	0	Power-good pin. Open-drain output pin. Pull this pin up to V <sub>OUT</sub> or to a reference through a resistor. When the output voltage is not ready, this pin is pulled down to ground.
PGADJ	15	0	Power-good threshold-adjustment pin. Connect a resistor divider between the PGADJ and OUT pins to set the power-good threshold. Connect this pin to ground to set the threshold to 91.6% of output voltage V <sub>OUT</sub> .
ROSC	7	0	Watchdog timer adjustment pin. Connect a resistor between the ROSC pin and the GND pin to set the duration of the watchdog monitor. Leaving this pin open or connecting this pin to ground results in the watchdog reporting a fault at the watchdog output (WDO).
WD	9	I	Watchdog service-signal input pin.
WDO	10	0	Watchdog status pin. Open-drain output pin. Pull this pin up to OUT or a reference voltage through a resistor. When watchdog fault occurs, this pin is pulled down to a low-level voltage.
WD_EN	11	I	Watchdog enable pin. Pull this pin down to a low level to enable the watchdog. Pull this pin up to a high level to disable the watchdog.
WRS	12	I	Window ratio-selection pin (only applicable for the window watchdog). Pull this pin down to a low level to set the open:closed window ratio to 1:1. Pull this pin up to high level to set the open:closed window ratio to 8:1.
WTS	4	0	Watchdog type-selection pin. To set the window watchdog, connect this pin to the GND pin. To set the standard watchdog, pull this pin high.
Thermal pad	_	_	Solder to board to improve the thermal performance.



### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating ambient temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
Unregulated input	IN, EN	- 0.3	45	V
Internal oscillator reference voltage	ROSC	- 0.3	7	V
Power-good delay-timer output	DELAY	- 0.3	7	V
Regulated output	OUT	- 0.3	7	V
Power-good output voltage	PG	- 0.3	7	V
Watchdog status output voltage	WDO	- 0.3	7	V
Watchdog frequency selection, watchdog-type selection	FSEL, WTS	- 0.3	45	V
Watchdog enable	WD_EN	- 0.3	7	V
Watchdog service signal voltage	WD	- 0.3	7	V
Window ratio selection	WRS	- 0.3	7	V
Power-good threshold-adjustment voltage	PGADJ	- 0.3	7	V
Operating junction temperature, T <sub>J</sub>		- 40	150	°C
Storage temperature, T <sub>stg</sub>		- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
	Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> , de level 2	vice HBM ESD classification	±2000	
$V_{(ESD)}$	discharge	Charged-device model (CDM), per AEC Q100-011,	All pins	±500	V
		device CDM ESD classification level C4B	Corner pins (1, 14, 15, and 28)	±750	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **6.3 Recommended Operating Conditions**

Over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Unregulated input	IN	4	40	V
40-V pins	EN, FSEL, WTS	0	V <sub>IN</sub>	V
Regulated output	OUT	0	5.5	V
Power good, watchdog status, reference oscillator	PG, WDO, ROSC	0	5.5	V
Low voltage pins	WD, WD_EN, PGADJ, DELAY, WRS	0	5.5	V
Output current	·	0	300	mA
Ambient temperature, T <sub>A</sub>		- 40	125	°C

Submit Document Feedback

<sup>(2)</sup> All voltage values are with respect to ground.



### **6.4 Thermal Information**

		TPS7B63xx-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		16 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	39.7	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	28.9	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	23.8	°C/W
ΨJT	Junction-to-top characterization parameter	1.3	°C/W
ψ ЈВ	Junction-to-board characterization parameter	23.7	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

 $V_{IN}$  = 14 V,  $C_{OUT} \geqslant$  4.7  $\mu F$ , 1 m  $\Omega$  < ESR < 20  $\,\Omega$  , and  $T_{J}$  =  $\,$  - 40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOL	TAGE AND CURRENT (IN)					
V <sub>IN</sub>	Input voltage		4		40	V
(SLEEP)	Input sleep current	EN = OFF			4	μA
		$V_{\text{IN}}$ = 5.6 V to 40 V for fixed 5-V $V_{\text{OUT}}$ ; $V_{\text{IN}}$ = 4 V to 40 V for fixed 3.3-V $V_{\text{OUT}}$ ; EN = ON; watchdog disabled; $I_{\text{OUT}}$ < 1 mA; $T_{\text{J}}$ < 80°C		19	29.6	
I(Q)	Input quiescent current	$V_{\text{IN}}$ = 5.6 V to 40 V for fixed 5-V $V_{\text{OUT}}$ ; $V_{\text{IN}}$ = 4 V to 40 V for fixed 3.3-V $V_{\text{OUT}}$ ; EN = ON; watchdog enabled; $I_{\text{OUT}}$ < 1 mA		28	42	μΑ
		$\begin{aligned} & V_{\text{IN}} = 5.6 \text{ V to } 40 \text{ V for fixed } 5\text{-V } V_{\text{OUT}}; \\ & V_{\text{IN}} = 4 \text{ V to } 40 \text{ V for fixed } 3.3\text{-V } V_{\text{OUT}}; \\ & EN = \text{ON}; \text{ watchdog enabled}; \\ & I_{\text{OUT}} < 100 \text{ mA} \end{aligned}$		78	98	
V <sub>(UVLO)</sub>	Undervoltage lockout, falling	Ramp V <sub>IN</sub> down until output is turned off			2.6	V
V <sub>(UVLO_HYST)</sub>	UVLO hysteresis			0.5		V
ENABLE INP	UT, WATCHDOG TYPE SELECTIO	N AND FSEL (EN, WTS, AND FSEL)			'	
V <sub>IL</sub>	Low-level input voltage				0.7	V
V <sub>IH</sub>	High-level input voltage		2			V
$V_{hys}$	Hysteresis			150		mV
NATCHDOG	ENABLE (WD_EN PIN)				'	
V <sub>IL</sub>	Low-level input threshold voltage for watchdog enable pin	Watchdog enabled			0.7	V
V <sub>IH</sub>	High-level input threshold voltage for watchdog enable pin	Watchdog disabled	2			V
WD_EN	Pulldown current for watchdog enable pin	V <sub>WD_EN</sub> = 5 V			3	μΑ
REGULATED	OUTPUT (OUT)				•	
1	Populated output	$ \begin{aligned} &V_{\text{IN}} = 5.6 \text{ V to } 40 \text{ V for fixed } 5\text{-V } V_{\text{OUT}}, \\ &V_{\text{IN}} = 4 \text{ V to } 40 \text{ V for fixed } 3.3\text{-V } V_{\text{OUT}}, \\ &I_{\text{OUT}} = 0 \text{ to } 300 \text{ mA}, \ -40^{\circ}\text{C} \leqslant T_{\text{J}} \leqslant 125^{\circ}\text{C} \end{aligned} $	- 2%		2%	
V <sub>OUT</sub>	Regulated output	$V_{\text{IN}}$ = 5.6 V to 40 V for fixed 5-V $V_{\text{OUT}}$ ; $V_{\text{IN}}$ = 4 V to 40 V for fixed 3.3-V $V_{\text{OUT}}$ ; $I_{\text{OUT}}$ = 0 to 300 mA	- 2.5%		2.5%	
Δ V <sub>OUT(Δ VIN)</sub>	Line regulation	V <sub>IN</sub> = 5.6 V to 40 V			10	mV



 $V_{IN}$  = 14 V,  $C_{OUT} \geqslant$  4.7  $\mu F$ , 1 m  $\Omega$  < ESR < 20  $\,\Omega$  , and  $T_{J}$  =  $\,$  - 40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$_{\Delta}$ V <sub>OUT(<math>_{\Delta}</math></sub> IOUT)	Load regulation	I <sub>OUT</sub> = 1 mA to 300 mA			20	mV
Va	Dropout voltage (V <sub>IN</sub> - V <sub>OUT</sub> )	I <sub>OUT</sub> = 300 mA <sup>(2)</sup>		300	400	mV
V <sub>(dropout)</sub>	Dropout voitage (VIN - VOUT)	I <sub>OUT</sub> = 200 mA <sup>(2)</sup>		170	325	IIIV
I <sub>OUT</sub>	Output current	V <sub>OUT</sub> in regulation	0		300	mA
I <sub>(LIM)</sub>	Output current limit	$V_{OUT}$ shorted to ground, $V_{IN}$ = 5.6 V to 40 V	301	680	1000	mA
PSRR	Power-supply ripple rejection <sup>(1)</sup>	$I_{OUT}$ = 100 mA; $C_{OUT}$ = 10 $\mu$ F; frequency (f) = 100 Hz		60		dB
FORK	Fower-supply hippie rejection	$I_{OUT}$ = 100 mA; $C_{OUT}$ = 10 $\mu$ F; frequency (f) = 100 kHz		40		uБ
POWER-GO	OD (PG, PGADJ)				'	
V <sub>OL(PG)</sub>	PG output, low voltage	I <sub>OL</sub> = 5 mA, PG pulled low			0.4	V
I <sub>lkg(PG)</sub>	PG pin leakage current	PG pulled to $V_{OUT}$ through a 10-k $\Omega$ resistor			1	μΑ
V <sub>(PG_TH)</sub>	Default power-good threshold	V <sub>OUT</sub> powered above the internally set tolerance, PGADJ pin shorted to ground	89.6	91.6	93.6	% of V <sub>OUT</sub>
V <sub>(PG_HYST)</sub>	Power-good hysteresis	V <sub>OUT</sub> falling below the internally set tolerance hysteresis		2		% of V <sub>OUT</sub>
PGADJ					,	
V <sub>(PGADJ_TH)</sub>	Switching voltage for the power- good adjust pin	V <sub>OUT</sub> is falling	1.067	1.1	1.133	V
POWER-GO	OD DELAY					
I <sub>(DLY_CHG)</sub>	DELAY capacitor charging current		3	5	10	μA
V <sub>(DLY_TH)</sub>	DELAY pin threshold to release PG high	Voltage at DELAY pin is ramped up	0.95	1	1.05	V
I <sub>(DLY_DIS)</sub>	DELAY capacitor discharging current	V <sub>DELAY</sub> = 1 V	0.5			mA
CURRENT V	OLTAGE REFERENCE (ROSC)				,	
V <sub>ROSC</sub>	Voltage reference		0.95	1	1.05	V
WATCHDOG	(WD, WDO, WRS)				'	
V <sub>IL</sub>	Low-level threshold voltage for the watchdog input and window-ratio select	For WD and WRS pins			30	% of V <sub>OUT</sub>
V <sub>IH</sub>	High-level threshold voltage for the watchdog input and window-ratio select	For WD and WRS pins	70			% of V <sub>OUT</sub>
V <sub>(HYST)</sub>	Hysteresis			10		% of V <sub>OUT</sub>
I <sub>WD</sub>	Pulldown current for the WD pin	V <sub>WDO</sub> = 5 V		2	4	μA
V <sub>OL</sub>	Low-levlel watchdog output	I <sub>WDO</sub> = 5 mA			0.4	V
I <sub>lkg</sub>	WDO pin leakage current	WDO pin pulled to $V_{OUT}$ through 10-k $\Omega$ resistor			1	μA
OPERATING	TEMPERATURE RANGE		1			
T <sub>J</sub>	Junction temperature		- 40		150	°C
T <sub>(SD)</sub>	Junction shutdown temperature			175		°C
T <sub>(HYST)</sub>	Hysteresis of thermal shutdown			25		°C

<sup>(1)</sup> Design information - not tested, determined by characterization.

<sup>(2)</sup> This test is done with V<sub>OUT</sub> in regulation, measuring the V<sub>IN</sub> - V<sub>OUT</sub> when V<sub>OUT</sub> drops by 100 mV from the rated output voltage at the specified load.



## **6.6 Switching Characteristics**

V<sub>I</sub> = 14 V,  $C_O \geqslant$  4.7  $\mu$ F, 1 m  $\Omega$  < ESR < 20  $\Omega$  , and  $T_J$  =  $-40^{\circ}$ C to 150 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER-GO	OD DELAY (DELAY)					
t <sub>(DEGLITCH)</sub>	Power-good deglitch time		50	180	250	μs
t <sub>(DLY_FIX)</sub>	Fixed power-good delay	No capacitor connect at DELAY pin		248	900	μs
t <sub>(DLY)</sub>	Power-on-reset delay	Delay capacitor value: C <sub>(DELAY)</sub> = 100 nF		20		ms
WATCHDOG	(WD, WDO, WRS)					
	Watah dag windaw duratian	$R_{(ROSC)}$ = 20 k $\Omega$ ±1%, FSEL = LOW	9	10	11	ma
t <sub>(WD)</sub>	Watchdog window duration	$R_{(ROSC)}$ = 20 k $\Omega$ ±1%, FSEL = HIGH	45	50	55	ms
t <sub>(WD_TOL)</sub>	Tolerance of watchdog window duration using external resistor	Excludes tolerance of R <sub>(ROSC)</sub> = 20 k $\Omega$ to 100 k $\Omega$	- 10%		10%	
t <sub>p(WD)</sub>	Watchdog service-signal duration		100			μs
t <sub>(WD_HOLD)</sub>	Watchdog output resetting time (percentage of settled watchdog window duration)			20		% of t <sub>(WD)</sub>
+	Watchdog output regetting time	$R_{(ROSC)}$ = 20 k $\Omega$ ± 1%, FSEL = LOW	1.8	2	2.2	mo
t(WD_RESET)	Watchdog output resetting time	$R_{(ROSC)}$ = 20 k $\Omega$ ± 1%, FSEL = HIGH	9	10	11	ms


Submit Document Feedback

7




### **6.7 Typical Characteristics**

 $V_{IN}$  = 14 V,  $V_{EN} \geqslant$  2 V,  $T_{J}$  =  $\,^{-}$  40°C to 150°C unless otherwise noted



-25 -10






图 6-7. Output Voltage vs Ambient Temperature


 $V_{OUT} = 5 V$ 

50

Ambient Temperature (°C)

110 125

图 6-8. Output Voltage vs Input Voltage






图 6-9. Output Current Limit (I<sub>LIM</sub>) vs Ambient Temperature

图 6-10. Load Regulation




图 6-11. Line Regulation






图 6-12. PSRR vs Frequency





### www.ti.com.cn






### 7 Detailed Description

#### 7.1 Overview

The TPS7B63xx-Q1 device is a family of 300-mA, 40-V monolithic low-dropout linear voltage regulators with integrated watchdog and adjustable power-good threshold functionality. These voltage regulators consume only 19-µA quiescent current in light-load applications. Because of the adjustable power-good delay (also called power-on-reset delay) and the adjustable power-good threshold, these devices are well-suited as power supplies for microprocessors and microcontrollers in automotive applications.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Device Enable (EN)

The EN pin is a high-voltage-tolerant pin. A high input activates the device and turns the regulator ON. Connect this input pin to an external microcontroller or a digital control circuit to enable and disable the device, or connect to the IN pin for self-bias applications.

### 7.3.2 Adjustable Power-Good Threshold (PG, PGADJ)

The PG pin is an open-drain output with an external pullup resistor to the regulated supply, and the PGADJ pin is a power-good threshold adjustment pin. Connecting the PGADJ pin to GND sets the power-good threshold value to the default,  $V_{(PG\_TH)}$ . When  $V_{OUT}$  exceeds the default power-good threshold, the PG output turns high after the power-good delay period has expired. When  $V_{OUT}$  falls below  $V_{(PG\_TH)} - V_{(PG\_HYST)}$ , the PG output turns low after a short deglitch time.

The power-good threshold is also adjustable from 1.1 V to 5 V by using an external resistor divider between PGADJ and OUT. The threshold can be calculated using 方程式 1:

$$V_{(PG\_ADJ) \, falling} = V_{(PGADJ\_TH) \, falling} \times \frac{R1 + R2}{R2}$$

$$V_{(PG\_ADJ) \, risng} = \left[ V_{(PGADJ\_TH) \, falling} + 26 \, \text{mV} \, (typ) \right] \times \frac{R1 + R2}{R2}$$
(1)

#### where

- V<sub>(PG ADJ)</sub> is the adjustable power-good threshold
- V<sub>(PG\_REF)</sub> is the internal comparator reference voltage of the PGADJ pin, 1.1 V typical, 2% accuracy specified
  under all conditions

By setting the power-good threshold  $V_{(PG\_ADJ)}$ , when  $V_{OUT}$  exceeds this threshold, the PG output turns high after the power-good delay period has expired. When  $V_{OUT}$  falls below  $V_{(PG\_ADJ)} - V_{(PG\_HYST)}$ , the PG output turns low after a short deglitch time.  $\boxed{8}$  7-1 shows typical hardware connections for the PGADJ pin and DELAY pin.




图 7-1. Adjustable Power-Good Threshold

#### 7.3.3 Adjustable Power-Good Delay Timer (DELAY)

The power-good delay period is a function of the value set by an external capacitor on the DELAY pin before turning the PG pin high. 图 7-2 illustrates typical power-good and delay behavior. Connecting an external capacitor from this pin to GND sets the power-good delay period. The constant current charges an external capacitor until the voltage exceeds a threshold to trip an internal comparator, and 方程式 2 determines the power-good delay period:

$$t_{(DLY)} = t_{dly\_fix} + \frac{C_{DELAY} \times 1V}{5 \,\mu A} \tag{2}$$

where

- t<sub>(DLY)</sub> is the adjustable power-good delay period
- C<sub>DELAY</sub> is the value of the power-good delay capacitor




图 7-2. Power Up and Conditions for Activating Power-Good

If the DELAY pin is open, the default delay time is t<sub>(DLY FIX)</sub>.

#### 7.3.4 Undervoltage Shutdown

These devices have an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage falls below an internal UVLO threshold,  $V_{(UVLO)}$ . This ensures that the regulator does not latch into an unknown state during low-input-voltage conditions. If the input voltage has a negative transient which drops below the UVLO threshold and recovers, the regulator shuts down and powers up with a normal power-up sequence once the input voltage is above the required level.

### 7.3.5 Current Limit

These devices feature current-limit protection to keep the device in a safe operating area when an overload or output short-to-ground condition occurs. This protects devices from excessive power dissipation. For example, during a short-circuit condition on the output, fault protection limits the current through the pass element to I<sub>(LIM)</sub> to protect the device from excessive power dissipation.

#### 7.3.6 Thermal Shutdown

These devices incorporate a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. The junction temperature

exceeding the TSD trip point causes the output to turn off. When the junction temperature falls below the T<sub>(SD)</sub> - $T_{(HYST)}$ , the output turns on again.

#### 7.3.7 Integrated Watchdog

These devices have an integrated watchdog with fault (WDO) output option. Both window watchdog and standard watchdog are available in one device. The watchdog operation, service fault conditions, and differences between window watchdog and standard watchdog are described as follows.

#### 7.3.7.1 Window Watchdog (WTS, ROSC, FSEL and WRS)

These devices work in the window watchdog mode when the watchdog type selection (WTS) pin is connected to a to low voltage level. The user can set the duration of the watchdog window by connecting an external resistor (R<sub>ROSC</sub>) to ground at the ROSC pin and setting the voltage level at the FSEL pin. The current through the R<sub>ROSC</sub> resistor sets the clock frequency of the internal oscillator. The user can adjust the duration of the watchdog window (the watchdog timer period) by changing the resistor value. A high voltage level at the FSEL pin sets the watchdog window duration to 5 times as long as that of a low voltage level with same external component configuration.

The duration of the watchdog window and the duration of the fault output are multiples of the internal oscillator frequency, as shown by the following equations:

FSEL low 
$$t_{(WD)} = R_{ROSC} \times 0.5 \times 10^{-6}$$
 (3)

FSEL high 
$$t_{(WD)} = R_{ROSC} \times 2.5 \times 10^{-6} \tag{4}$$

Watchdog initialization 
$$t_{(WD\ INI)} = 8 \times t_{(WD)} \tag{5}$$

Open and closed windows 
$$t_{(WD)} = t_{(OW)} + t_{(CW)}$$
 (6)

WRS low 
$$t_{(OW)} = t_{(CW)} = 50\% \times t_{(WD)}$$
 (7)

WRS high 
$$t_{(OW)} = 8 \times t_{(CW)} = (8/9) \times t_{(WD)}$$
 (8)

#### where:

- t<sub>(WD)</sub> is the duration of the watchdog window
- R<sub>ROSC</sub> is the resistor connected at the ROSC pin
- t<sub>(WD\_INI)</sub> is the duration of the watchdog initialization
- t<sub>(OW)</sub> is the duration of the open watchdog window
- t<sub>(CW)</sub> is the duration of the closed watchdog window

For all the foregoing items, the unit of resistance is  $\Omega$  and the unit of time is s.

表 7-1 illustrates several periods of watchdog window with typical conditions.



表 7-1. Several T	voical Periods	of Watchdog	Window
ALI-II. DEVELAL I	ypicai i <del>c</del> ilous	oi watchaog	VVIIIGOV

FSEL	R <sub>(ROSC)</sub> (kΩ)	I <sub>(ROSC)</sub> (μA)	t <sub>(WD)</sub> (ms)	WATCHDOG PERIOD TOLERANCE
	200	5	500	15%
	100	10	250	
High	50	20	125	
nigii	40	25	100	10%
	25	40	62.5	
	20	50	50	
	100	10	50	
	50	20	25	
Low	40	25	20	10%
	25	40	12.5	
	20	50	10	

As illustrated in  $\[mathbb{R}\]$  7-3, each watchdog window consists of an open window and a closed window. While the window ratio selection (WRS) pin is low, each open window ( $t_{(OW)}$ ) and closed window ( $t_{(CW)}$ ) has a width approximately 50% of the watchdog window ( $t_{(WD)}$ ). While the WRS pin is high, the ratio between open window and closed window is about 8:1. However, there is an exception to this; the first open window after watchdog initialization ( $t_{(WD_{-}INI)}$ ) is eight times the duration of the watchdog window. The watchdog must receive the service signal (by software, external microcontroller, and so forth) during this initialization open window.

A watchdog fault occurs when servicing the watchdog during a closed window, or not servicing during an open window.




图 7-3. Watchdog Initialization, Open Window and Closed Window

#### 7.3.7.2 Standard Watchdog (WTS, ROSC and FSEL)

These devices work in the standard watchdog mode when the watchdog type selection (WTS) pin is connected to a high voltage level. The same as in window watchdog mode, the user can set the duration of the watchdog window by adjusting the external resistor ( $R_{ROSC}$ ) value at the ROSC pin and setting the voltage level at the FSEL pin. The current through the  $R_{ROSC}$  resistor sets the clock frequency of the internal oscillator. The user can adjust the duration of the watchdog window (the watchdog timer period) by changing the resistor value. A high voltage level at the FSEL pin sets the watchdog window duration to 5 times as long as that of a low voltage level with same external component configuration.

The duration of the watchdog window and the duration of the fault output are multiples of the internal oscillator frequency, as shown by the following equations:

FSEL low 
$$t_{(WD)} = R_{ROSC} \times 0.5 \times 10^{-6} \tag{9}$$

FSEL high 
$$t_{\text{(WD)}} = R_{\text{ROSC}} \times 2.5 \times 10^{-6} \tag{10}$$

Watchdog initialization 
$$t_{(WD | INI)} = 8 \times t_{(WD)}$$
 (11)

#### where:

- t<sub>(WD)</sub> is the duration of the watchdog window
- R<sub>ROSC</sub> is the resistor connected at the ROSC pin
- t<sub>(WD INI)</sub> is the duration of the watchdog initialization

For all the foregoing items, the unit of resistance is  $\Omega$  and the unit of time is s

Compared with window watchdog, there is no closed window in standard watchdog mode. The standard watchdog receives a service signal at any time within the watchdog window. The watchdog fault occurs when not servicing watchdog during the watchdog window.

#### 7.3.7.3 Watchdog Service Signal and Watchdog Fault Outputs (WD and WDO)

The watchdog service signal (WD) must stay high for at least 100 µs. The WDO pin is the fault output terminal and is tied high through a pullup resistor to a regulated output supply. When a watchdog fault occurs, the devices momentarily pull WDO low for a duration of t<sub>(WD, HOLD)</sub>.

$$t_{(WD\_HOLD)} = 20\% \times t_{(WD)} \tag{12}$$

#### 7.3.7.4 ROSC Status Detection (ROSC)

When a watchdog function is enabled, if the ROSC pin is shorted to GND or open, the watchdog output (WDO) pin remains low, indicating a fault status. If the watchdog function is disabled, ROSC pin status detection does not work.

#### 7.3.7.5 Watchdog Enable (PG and WD EN)

When PG (power good) is high, an external microcontroller or a digital circuit can apply a high or low logic signal to the  $\overline{WD}$ \_EN pin to disable or enable the watchdog. A low input to this pin turns the watchdog on, and a high input turns the watchdog off. If PG is low, the watchdog is disabled and the watchdog-fault output (WDO) pin stays in the high-impedance state.

#### 7.3.7.6 Watchdog Initialization

On power up and during normal operation, the watchdog initializes under the conditions shown in 表 7-2.

#### 表 7-2. Conditions for Watchdog Initialization

EDGE	WHAT CAUSES THE WATCHDOG TO INITIALIZE
t	Rising edge of PG (power good) while the watchdog is in the enabled state, for example, during soft power up
<b>↓</b>	Falling edge of WD_EN while PG is already high, for example, when the microprocessor enables the watchdog after the device is powered up
f	Rising edge of WDO while PG is already high and the watchdog is in the enabled state, for example, right after a closed window is serviced

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

#### 7.3.7.7 Window Watchdog Operation (WTS = Low)

The window watchdog is able to monitor whether the frequency of the watchdog service signal (WD) is within certain ranges. A watchdog low-voltage fault is reported when the frequency of the watchdog service signal is out of the setting range.  $\[mathbb{R}\]$  7-4 shows the window watchdog initialization and operation for the TPS7B63xx-Q1 (WRS is low). After the output voltage is in regulation and PG is high, the window watchdog becomes enabled when an external signal pulls  $\[mathbb{W}\]$   $\[mathbb{W}\]$  (the watchdog enable pin) low. This causes the watchdog to initialize and wait for a service signal during the first initialization window for 8 times the duration of  $\[mathbb{t}\]$  A service signal applied to the WD pin during the initialization open window resets the watchdog counter and a closed window starts. To prevent a fault condition from occurring, watchdog service must not occur during the closed window. Watchdog service must occur during the following open window to prevent a fault condition from occurring. The fault output (WDO), externally pulled up to  $\[mathbb{V}\]$  (typical), stays high as long as the watchdog receives a proper service signal and there is no other fault condition.




图 7-4. Window Watchdog Operation

Three different fault conditions occur in \bigsep 7-4:

- Fault 1: The watchdog service signal is received during the closed window. The WDO is triggered once, receiving a WD rising edge during the closed window.
- Fault 2: The watchdog service signal is not received during the open window. WDO is triggered after the maximum open-window duration t<sub>(WD)</sub> / 2.
- Fault 3: The watchdog service signal is not received during the WD initialization. WDO is triggered after the maximum initialization window duration 8 × t<sub>(WD)</sub>.

#### 7.3.7.8 Standard Watchdog Operation (WTS = High)

The standard watchdog is able to monitor whether the frequency of the watchdog service signal (WD) is lower than a certain value. A watchdog low-voltage fault is reported when the frequency of the watchdog service signal is lower than the set value.

 $\[ \]$  7-5 shows the standard watchdog initialization and operation for the TPS7B63xx-Q1. Similar to the window watchdog, after output the voltage is in regulation and PG asserts high, the standard watchdog becomes enabled when an external signal pulls  $\[ \]$  Iow. This causes the standard watchdog to initialize and wait for a service signal during the first initialization window for 8 times the duration of  $\[ t_{(WD)} \]$ . A service signal applied to the WD pin during the first open window resets the watchdog counter and another open window starts. To prevent a fault condition from occurring, watchdog service must occur during the every open window to prevent a fault condition from occurring. The fault output (WDO), externally pulled up to  $\[ V_{OUT} \]$  (typical), stays high as long as the watchdog receives proper service and there is not fault condition.




图 7-5. Standard Watchdog Operation

Two different fault conditions occur in <a> 7-5</a>:

- Fault 1: The watchdog service signal is not received during the open window. WDO is triggered after the maximum open-window duration t<sub>(WD)</sub>.
- Fault 2: The watchdog service signal is not received during the WD initialization. WDO is triggered after the maximum initialization window duration 8 × t<sub>(WD)</sub>.

#### 7.4 Device Functional Modes

### 7.4.1 Operation With Input Voltage Lower Than 4 V

The devices normally operate with input voltages above 4 V. The devices can also operate at lower input voltages; the maximum UVLO voltage is 2.6 V. At input voltages below the actual UVLO voltage, the devices do not operate.

#### 7.4.2 Operation With Input Voltage Higher Than 4 V

When the input voltage is greater than 4 V, if the input voltage is higher than the output set value plus the device dropout voltage, then the output voltage is equal to the set value. Otherwise, the output voltage is equal to the input voltage minus the dropout voltage.

### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPS7B63xx-Q1 is a 300-mA low-dropout watchdog linear regulator with ultralow quiescent current. The PSpice transient model is available for download on the product folder and can be used to evaluate the basic function of the device.

### 8.2 Typical Application

⊗ 8-1 shows a typical application circuit for the TPS7B63xx-Q1 device. Different values of external components can be used, depending on the end application. An application may require a larger output capacitor during fast load steps to prevent a large drop on the output voltage. TI recommends using a low-ESR ceramic capacitor with a dielectric of type X7R.




图 8-1. TPS7B63xx-Q1 Typical Application Schematic



#### 8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUES
Input voltage range	4 V to 40 V for TPS7B6333-Q1 5.6 V to 40 V for TPS7B6350-Q1
Input capacitor range	10 μF to 22 μF
Output voltage	3.3 V, 5 V
Output current rating	300 mA maximum
Output capacitor range	4.7 μF to 500 μF
Power-good threshold	Adjustable or fixed
Power-good delay capacitor	100 pF to 100 nF
Watchdog type	Standard watchdog or window watchdog
Watchdog window periods	10 ms to 500 ms

### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
- · Output voltage
- Output current
- · Power-good threshold
- Power-good delay capacitor
- · Watchdog type
- · Watchdog window period

#### 8.2.2.1 Input Capacitor

When using a TPS7B63xx-Q1 device, TI recommends adding a 10-  $\mu$  F to 22-  $\mu$  F capacitor with a 0.1  $\mu$  F ceramic bypass capacitor in parallel at the input to keep the input voltage stable. The voltage rating must be greater than the maximum input voltage.

#### 8.2.2.2 Output Capacitor

Ensuring the stability of the TPS7B63xx-Q1 device requires an output capacitor with a value in the range from 4.7  $\,\mu$  F to 500  $\,\mu$  F and with an ESR range from 0.001  $\,\Omega$  to 20  $\,\Omega$ . TI recommends selecting a ceramic capacitor with low ESR to improve the load transient response.

#### 8.2.2.3 Power-Good Threshold

The power-good threshold is set by connecting PGADJ to GND or to a resistor divider from OUT to GND. 节7.3.2 provides the method for setup of the power-good threshold.

#### 8.2.2.4 Power-Good Delay Period


The power-good delay period is set by an external capacitor ( $C_{DELAY}$ ) to ground, with a typical capacitor value from 100 pF to 100 nF. Calculate the correct capacitance for the application using 方程式 2.

#### 8.2.2.5 Watchdog Setup

节 7.3.7 discusses the watchdog type selection and watchdog window-period setup method.



#### 8.2.3 Application Curves





### 9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range from 4 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B63xx-Q1 device, TI recommends adding a capacitor with a value of  $\geqslant$ 10  $\,\mu$ F with a 0.1  $\,\mu$ F ceramic bypass capacitor in parallel at the input.

### 10 Layout

### 10.1 Layout Guidelines

For LDO power supplies, especially high-voltage and high-current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of thermal limitation. To improve the thermal performance of the device and maximize the current output at high ambient temperature, TI recommends spreading the thermal pad as much as possible and putting enough thermal vias on the thermal pad. 8 10-1 shows an example layout.

### 10.2 Layout Example




图 10-1. Layout Recommendation



### 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, TPS7B63xx-Q1 Evaluation Module user's guide

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将独自承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 () 或 TI.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020,德州仪器 (TI) 公司



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7B6333QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B6333Q	Samples
TPS7B6350QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B6350Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 15-Sep-2020

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B6333QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7B6350QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


www.ti.com 15-Sep-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B6333QPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0
TPS7B6350QPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司