



TS3USB3200 具备附加 SPDT ID 选择开关和灵活电源控制的 SPDT USB 2.0 高速 (480Mbps) 和移动高清链接 (MHL) 或移动显示端口 (MyDP) 开关

1 特性

- V_{CC} 范围: 2.7V 至 4.3V
- 移动高清链接 (MHL) 或移动显示端口 (MyDP) 开关
 - 带宽 (-3dB): -5.5GHz
 - R_{on} (典型值): 5.7 Ω
 - C_{on} (典型值): 2.5pF
- USB 开关
 - 带宽 (-3dB): -5.5GHz
 - R_{on} (典型值): 4.6 Ω
 - C_{on} (典型值): 2.5pF
- 电流消耗: 40 μ A (典型值)
- 特殊 特性
 - 灵活的电源控制: 器件可通过 V_{BUS} (不使用 V_{CC}) 或单独使用 V_{CC} 供电
 - I_{OFF} 保护防止在掉电状态 (V_{CC} 和 $V_{BUS} = 0V$) 下产生泄漏电流
 - 1.8V 兼容控制输入 (SEL1、SEL2 和 PSEL)
 - 所有 I/O 引脚上的过压容限 (OVT) 高达 5.5V, 而且无需使用外部组件
- 静电放电 (ESD) 性能:
 - 3.5kV 人体放电模型 (A114B, II 类)
 - 1kV 带电器件模型 (C101)
- 封装:
 - 16 引脚超薄四方扁平无引线 (UQFN) 封装 (2.6 mm $\times$ 1.8mm, 0.4mm 间距)

2 应用范围

- USB 2.0 应用
- 移动高清链接 (MHL) 应用
- 移动显示端口 (MyDP) 应用
- 移动电话

3 说明


TS3USB3200 是一款差分单刀双掷 (DPDT) 多路复用器, 在同一封装内包含一个高速移动高清链接 (MHL) 开关或移动显示端口 (MyDP) 开关以及一个 USB 2.0 高速

(480Mbps) 开关。此外, 此器件还包括一个用于简化信息控制的单刀双掷 (SPDT) USB/MHL 或 MyDP ID 开关。这些配置使得系统设计人员能够为 MHL/MyDP 视频信号和 USB 数据使用一个普通 USB 或者微型 USB 连接器。

TS3USB3200 具有一个 2.7V 至 4.3V 的 V_{CC} 范围, 并且可选择由 V_{BUS} (不使用 V_{CC}) 供电。该器件支持过压容限 (OVT) 特性, 允许 I/O 引脚承受过压条件 (最高可达 5.5V)。当供电消失时, 断电保护特性强制所有 I/O 引脚变为高阻抗模式。这样可实现信号线路的完全隔离, 从而避免的过多的泄漏电流。TS3USB3200 的选择引脚与 1.8V 控制电压兼容, 允许它们直接与移动处理器的通用 I/O (GPIO) 相连。

TS3USB3200 采用小型 16 引脚 UQFN 封装 (尺寸为 2.6mm $\times$ 1.8mm), 是移动应用的理想选择。

开关图



Copyright © 2016, Texas Instruments Incorporated

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TS3USB3200	UQFN (16)	2.60mm x 1.80mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。



目录

1	特性	1	7.3	Feature Description.....	9
2	应用范围	1	7.4	Device Functional Modes.....	10
3	说明	1	8	Application and Implementation	11
4	修订历史记录	2	8.1	Application Information.....	11
5	Pin Configuration and Functions	3	8.2	Typical Applications	11
6	Specifications	4	9	Power Supply Recommendations	13
6.1	Absolute Maximum Ratings	4	10	Layout	14
6.2	ESD Ratings.....	4	10.1	Layout Guidelines	14
6.3	Recommended Operating Conditions.....	4	10.2	Layout Example	15
6.4	Thermal Information	4	11	器件和文档支持	16
6.5	Electrical Characteristics.....	5	11.1	接收文档更新通知	16
6.6	Dynamic Characteristics	5	11.2	社区资源.....	16
6.7	Typical Characteristics	7	11.3	商标.....	16
7	Detailed Description	9	11.4	静电放电警告.....	16
7.1	Overview	9	11.5	Glossary	16
7.2	Functional Block Diagram	9	12	机械、封装和可订购信息	16


4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (July 2013) to Revision B	Page
• 已添加 ESD 额定值表，特性 描述部分，器件功能模式，应用和 实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分。	1
• 已删除 订购信息表，请参见数据表末尾的 POA	1
• Changed <i>Thermal Information</i> table	4

Changes from Original (June 2012) to Revision A	Page
• 添加了移动显示端口 (MyDP) 选项功能性。	1
• Changed V_{IO} MIN value from -0.3 to -0.5	4
• Updated Typical Application diagrams.	11

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	GND	Ground	Ground
2	D+	I/O	Data Signal Path (Differential +)
3	D–	I/O	Data Signal Path (Differential –)
4	PSEL	Input	Power Source Select Line
5	SEL1	Input	Control Input Select Line 1
6	USB–	I/O	USB Data Signal Path (Differential –)
7	USB+	I/O	USB Data Signal Path (Differential +)
8	GND	Ground	Ground
9	SEL2	Input	Control Input Select Line 2
10	MHL–	I/O	MHL Data Signal Path (Differential–)
11	MHL+	I/O	MHL Data Signal Path (Differential +)
12	ID_USB	I/O	ID Signal Path for USB
13	ID_MHL	I/O	ID Signal Path for MHL
14	ID_COM	I/O	ID Common Signal Path
15	V _{BUS}	Power	Alternative Device Power
16	V _{CC}	Power	Power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
V_{CC}, V_{BUS}	Supply voltage ⁽³⁾	−0.3	5.5	V
$V_{I/O}$	Input/Output DC voltage ⁽³⁾	−0.5	5.5	V
I_K	Input/Output port diode current	$V_{I/O} < 0$	−50	mA
V_I	Digital input voltage range (SEL1, SEL2, PSEL)	−0.3	5.5	V
I_{IK}	Digital logic input clamp current ⁽³⁾	$V_I < 0$	−50	mA
I_{CC}	Continuous current through V_{CC}		100	mA
I_{GND}	Continuous current through GND	−100		mA
T_{stg}	Storage temperature	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3500
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.7	4.3	V
V_{BUS}	V_{BUS} Supply voltage	4.3	5.5	V
$V_{I/O} (USB)$ $V_{I/O} (ID)$	Analog voltage for USB and ID signal path	0	3.6	V
$V_{I/O} (MHL)$	Analog voltage for MHL signal path	1.6	3.4	V
V_I	Digital input voltage (SEL1, SEL2, PSEL)	0	V_{CC}	V
$T_{RAMP} (V_{CC})$	Power supply ramp time requirement (V_{CC})	100	1000	μs/V
$T_{RAMP} (V_{BUS})$	Power supply ramp time requirement (V_{BUS})	100	1000	μs/V
T_A	Operating free-air temperature	−40	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS3USB3200	UNIT
		RSV (UQFN)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	109.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	49.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) The package thermal impedance is calculated in accordance with JESD 51-7.

6.5 Electrical Characteristics

$T_A = -40^{\circ}\text{C}$ to 85°C , Typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^{\circ}\text{C}$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
MHL SWITCH							
R _{ON}	ON-state resistance	V _{CC} = 2.7 V	V _{I/O} = 1.6 V, I _{ON} = −8 mA	5.7			Ω
ΔR _{ON}	ON-state resistance match between + and − paths	V _{CC} = 2.7 V	V _{I/O} = 1.6 V, I _{ON} = −8 mA	0.4			Ω
R _{ON (FLAT)}	ON-state resistance flatness	V _{CC} = 2.7 V	V _{I/O} = 1.6 V to 3.4 V, I _{ON} = −8 mA	1			Ω
I _{OZ}	OFF leakage current	V _{CC} = 4.3 V	Switch OFF, V _{MHL+/MHL−} = 1.6 V to 3.4 V, V _{D+/D−} = 0 V	−2		2	μA
I _{OFF}	Power-off leakage current	V _{CC} = 0 V	Switch ON or OFF, V _{MHL+/MHL−} = 1.6 V to 3.4 V, V _{D+/D−} = NC	−10		10	μA
I _{ON}	ON leakage current	V _{CC} = 4.3 V	Switch ON, V _{MHL+/MHL−} = 1.6 V to 3.4 V, V _{D+/D−} = NC	−2		2	μA
USB SWITCH							
R _{ON}	ON-state resistance	V _{CC} = 2.7 V	V _{I/O} = 0.4 V, I _{ON} = −8 mA	4.6			Ω
ΔR _{ON}	ON-state resistance match between + and − paths	V _{CC} = 2.7 V	V _{I/O} = 0.4 V, I _{ON} = −8 mA	0.4			Ω
R _{ON (FLAT)}	ON-state resistance flatness	V _{CC} = 2.7 V	V _{I/O} = 0 V to 0.4 V, I _{ON} = −8 mA	1			Ω
I _{OZ}	OFF leakage current	V _{CC} = 4.3 V	Switch OFF, V _{USB+/USB−} = 0 V to 4.3 V, V _{D+/D−} = 0 V	−2		2	μA
I _{OFF}	Power-off leakage current	V _{CC} = 0 V	Switch ON or OFF, V _{USB+/USB−} = 0 V to 4.3 V, V _{D+/D−} = NC	−10		10	μA
I _{ON}	ON leakage current	V _{CC} = 4.3 V	Switch ON, V _{USB+/USB−} = 0 V to 4.3 V, V _{D+/D−} = NC	−2		2	μA
ID SWITCH							
R _{ON}	ON-state resistance	V _{CC} = 2.7 V	V _{I/O} = 3.3 V, I _{ON} = −8 mA	6.5			Ω
ΔR _{ON}	ON-state resistance match between + and − paths	V _{CC} = 2.7 V	V _{I/O} = 3.3 V, I _{ON} = −8 mA	0.4			Ω
I _{OZ}	OFF leakage current	V _{CC} = 4.3 V	Switch OFF, V _{ID_MHL/ID_USB} = 0 V to 4.3 V, V _{ID_COM} = 0 V	−1		1	μA
I _{OFF}	Power-off leakage current	V _{CC} = 0 V	Switch ON or OFF, V _{ID_MHL/ID_USB} = 0 V to 4.3 V, V _{ID_COM} = NC	−10		10	μA
I _{ON}	ON leakage current	V _{CC} = 4.3 V	Switch ON, V _{ID_MHL/ID_USB} = 0 V to 4.3 V, V _{ID_COM} = 0 V	−1		1	μA
DIGITAL CONTROL INPUTS (SEL1, SEL2, PSEL)							
V _{IH}	Input logic high	V _{CC} = 2.7 V to 4.3 V		1.3			V
V _{IL}	Input logic low	V _{CC} = 2.7 V to 4.3 V				0.6	V
I _{IN}	Input leakage current	V _{CC} = 4.3 V, V _{I/O} = 0 V to 4.3 V, V _{IN} = 0 V to 2 V		−10		10	μA

6.6 Dynamic Characteristics

$T_A = -40^{\circ}\text{C}$ to 85°C , Typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
MHL ⁽¹⁾ /USB/ ID SWITCH							
t _{pd}	Propagation Delay	R _L = 50 Ω, C _L = 5 pF	V _{CC} = 2.7 V to 4.3 V	0.1			ns
t _{ON}	Turnon time	R _L = 50 Ω, C _L = 5 pF	V _{CC} = 2.7 V to 4.3 V			400	ns
t _{OFF}	Turnoff time	R _L = 50 Ω, C _L = 5 pF	V _{CC} = 2.7 V to 4.3 V			400	ns
t _{SK(P)}	Skew of opposite transitions of same output	V _{CC} = 2.7 V or 3.3V	V _{CC} = 2.7 V to 4.3 V	0.1	0.2		ns
C _{ON(MHL)}	MHL path ON capacitance	V _{CC} = 3.3 V, V _{IO} = 0 or 3.3 V, f = 240 MHz	Switch ON	1.6			pF
C _{ON(USB)}	USB path ON capacitance	V _{CC} = 3.3 V, V _{IO} = 0 or 3.3 V, f = 240 MHz	Switch ON	1.4			pF
C _{OFF(MHL)}	MHL path OFF capacitance	V _{CC} = 3.3 V, V _{IO} = 0 or 3.3 V, f = 240 MHz	Switch OFF	1.4			pF
C _{OFF(USB)}	USB path OFF capacitance	V _{CC} = 3.3 V, V _{IO} = 0 or 3.3 V, f = 240 MHz	Switch OFF	1.6			pF
C _I	Digital input capacitance	V _{CC} = 3.3 V, V _I = 0 or 2V		2.2			pF

(1) Specified by Design

TS3USB3200

ZHCS971B –JUNE 2012–REVISED JULY 2016

www.ti.com.cn
Dynamic Characteristics (continued)
 $T_A = -40^{\circ}\text{C}$ to 85°C , Typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
O_{ISO}	OFF Isolation	$V_{CC} = 2.7\text{ V}$ to 4.3 V , $R_L = 50\ \Omega$, $f = 240\text{ MHz}$	Switch OFF		–37		dB
X_{TALK}	Crosstalk	$V_{CC} = 2.7\text{ V}$ to 4.3 V , $R_L = 50\ \Omega$, $f = 240\text{ MHz}$	Switch ON		–37		dB
$BW_{(MHL)}$	MHL path –3-dB bandwidth	$V_{CC} = 2.7\text{ V}$ to 4.3 V , $R_L = 50\ \Omega$	Switch ON		5.5		GHz
$BW_{(USB)}$	USB path –3-dB bandwidth	$V_{CC} = 2.7\text{ V}$ to 4.3 V , $R_L = 50\ \Omega$	Switch ON		5.5		GHz
$BW_{(ID)}$	ID path –3-dB bandwidth	$V_{CC} = 2.7\text{ V}$ to 4.3 V , $R_L = 50\ \Omega$	Switch ON		4		GHz
SUPPLY							
V_{BUS}	V_{BUS} Power supply voltage			4.3		5.5	V
V_{CC}	Power supply voltage			2.7		4.3	V
I_{CC}	Positive supply current	$V_{CC} = 4.3\text{ V}$, $V_{IN} = V_{CC}$ or GND, $V_{IO} = 0\text{ V}$	Switch ON or OFF		40	70	μA
$I_{CC, VBUS}$	Positive supply current (V_{BUS} mode)	$V_{CC} = 0\text{ V}$, $V_{BUS} = 5.5\text{ V}$, $V_{IN} = V_{CC}$ or GND, $V_{IO} = 0\text{ V}$	Switch ON or OFF			50	μA

6.7 Typical Characteristics




Figure 1. ON-Resistance vs VI for MHL Switch




Figure 2. ON-Resistance vs VI for USB Switch




Figure 3. ON-Resistance vs VI for ID Switch




Figure 4. Gain vs Frequency for MHL Switch




Figure 5. Gain vs Frequency for USB Switch







Figure 6. Off Isolation vs Frequency for MHL Path

Typical Characteristics (continued)




7 Detailed Description

7.1 Overview

The TS3USB3200 supports high-speed Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) switching, as well as USB 2.0 High-Speed (480 Mbps) switching in the same package. An additional integrated ID switch is also included to support USB/MHL or MyDP ID for easy information control. These configurations allow the system designer to use a common USB or Micro-USB connector to support both MHL/MyDP video signals and USB data.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Flexible Power Control

Device can be powered by V_{BUS} or by V_{CC} . This allows the device to run off a 4.3-V battery voltage or 5 V from an external USB device. If both a battery and external USB device are supplying voltage on the V_{CC} and V_{BUS} pins the PSEL can be used to select which power supply is used to save battery power.

7.3.2 I_{OFF} Protection Prevents Current Leakage in Powered Down State (V_{CC} and $V_{BUS} = 0$ V)

When there is no power supplied to the IC, all of the I/O signal paths are placed in a high impedance state, which isolates the data paths when they are not being used.

7.3.3 1.8-V Compatible Control Inputs (SEL1, SEL2, and PSEL)

The TS3USB3200 logic control input pins can operate with 1.8-V logic since the V_{IH} minimum for the SEL1, SEL2, and PSEL is 1.3 V.

7.4 Device Functional Modes

The TS3USB32000 device can select which power supply pin V_{CC} or V_{BUS} will power the device when voltages are present on both pins.

Table 1. Function Table (Power Source)

V_{CC}	V_{BUS}	PSEL ⁽¹⁾	POWER SOURCE
L	L	X	No Power. All I/O in High-Z
L	H	X	V_{BUS}
H	L	X	V_{CC}
H	H	L	V_{CC}
H	H	H	V_{BUS}

(1) The PSEL pin has 6-M Ω weak pulldown resistor to GND to make its default value to be LOW.

Table 2. Function Table (Signal and ID Select)

SEL1 ⁽¹⁾	SEL2 ⁽¹⁾	CONNECTION	High-Z
L	L	D+/D– to USB+/USB–, ID_COM to ID_USB	MHL+/MHL–, ID_MHL
L	H	D+/D– to USB+/USB–, ID_COM to ID_MHL	MHL+/MHL–, ID_USB
H	L	D+/D– to MHL+/MHL–, ID_COM to ID_USB	USB+/USB–, ID_MHL
H	H	D+/D– to MHL+/MHL–, ID_COM to ID_MHL	USB+/USB–, ID_USB

(1) The SEL1 and SEL2 pins have 6-M Ω weak pulldown resistor to GND to make their default value to be LOW.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

For Mobility Display Port Applications (MyDP) the signal voltage must be biased to ensure that the signal never exceeds the [Recommended Operating Conditions](#) for the TS3USB3200. Namely the V_{IO} must never operate outside the range of 0 V to 3.6 V.

The control pins (SEL1 and SEL2) have built-in 6-M Ω pulldown resistors to ensure the USB paths are enabled for TS3USB3200 and allow connectivity to the TSU5611 USB accessory switch.

8.2 Typical Applications

8.2.1 TS3USB3200 Configured to be Powered by VBUS Through the MicroUSB Connector

During manufacturing test when battery power is not available, the TS3USB3200 can be configured, as shown in [Figure 10](#), to be powered by VBUS through the microUSB connector.




Figure 10. Typical Application Schematic Powered by VBUS

8.2.1.1 Design Requirements

Design requirements of the MHL and USB 1.0, 1.1, and 2.0 standards must be followed. The TS3USB3200 has internal 6-M Ω pulldown resistors on SEL and OE, so no external resistors are required on the logic pins. The internal pulldown resistor on SEL ensures the USB channel is selected by default. The internal pulldown resistor on OE enables the switch when power is applied to VCC.

Typical Applications (continued)

8.2.1.2 Detailed Design Procedure

The TS3USB3200 can be properly operated without any external components. However, TI recommends that unused pins must be connected to ground through a 50-Ω resistor to prevent signal reflections back into the device.

8.2.1.3 Application Curves




Figure 11. 480-Mbps USB 2.0 Eye Pattern With No Device




Figure 12. 480-Mbps USB 2.0 Eye Pattern for USB Switch




Figure 13. Eye Pattern: 0.7-Gbps MHL Eye Pattern for With No Device




Figure 14. Eye Pattern: 0.7-Gbps MHL Eye Pattern for MHL Switch




Figure 15. Eye Pattern: 2.2-Gbps MHL Eye Pattern for With No Device







Figure 16. Eye Pattern: 2.2-Gbps MHL Eye Pattern for MHL Switch

Typical Applications (continued)



8.2.2 TS3USB3200 Powered by Mobile Device's Standalone Battery

The TS3USB3200 can also be powered by the mobile device's standalone battery. Figure 19 shows a typical implementation. The VBUS pin of the TS3USB3200 can simply be grounded under such conditions.



8.2.2.1 Design Requirements

The TS3USB3200 can be properly operated without any external components. However, TI recommends that unused pins must be connected to ground through a 50-Ω resistor to prevent signal reflections back into the device.

8.2.2.2 Detailed Design Procedure

The VBUS pin of the TS3USB3200 can simply be grounded under such conditions.

9 Power Supply Recommendations

Power to the device is supplied through the VCC pin and must follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close to the supply pin VCC as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

10 Layout

10.1 Layout Guidelines

Place supply bypass capacitors as close to VCC pin as possible and avoid placing the bypass capacitors near the D+/D– traces.

The high-speed D+/D– must match and be no more than 4 inches long; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D– traces must match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub must be less than 200 mm.

Route all high-speed USB signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed-circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in [Figure 20](#).




Figure 20. Four-Layer Board Stack-Up

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.

10.2 Layout Example




Figure 21. TS3USB3200 Layout Example

11 器件和文档支持

11.1 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3USB32008RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level---	-40 to 85	ZTV	Samples
TS3USB3200RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTO	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB32008RSVR	UQFN	RSV	16	3000	180.0	9.5	2.1	2.9	0.75	4.0	8.0	Q1
TS3USB3200RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB32008RSVR	UQFN	RSV	16	3000	184.0	184.0	19.0
TS3USB3200RSVR	UQFN	RSV	16	3000	200.0	183.0	25.0



4220314/C 02/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



SOLDER MASK DETAILS

4220314/C 02/2020

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 25X

4220314/C 02/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司