

🕳 Order

Now



DLP4710 ZHCSJ13 – NOVEMBER 2018

# DLP4710 0.47 1080p DMD

Technical

Documents

### 1 特性

- 0.47 英寸 (11.93mm) 对角线微镜阵列
  - 1920 × 1080 铝制微米级微镜阵列,正交布局
  - 5.4 微米微镜间距
  - 微镜倾斜(相对于平坦表面): ±17°
  - 底部照明,实现最优的效率和光学引擎尺寸
  - 偏振无关型铝微镜表面
- 32 位 SubLVDS 输入数据总线
- 专用 DLPC3439 或 DLP3479 光和显示控制器
- 专用 DLPA3000 或 DLPA3005 PMIC/LED 驱动器 确保可靠运行

### 2 应用

- 智能全高清 (HD) 投影仪
- 移动式附件全 HD 投影仪
- 无屏幕显示器
- 交互式显示
- 低延迟游戏显示
- 头戴式显示器

### 3 说明

🥭 Tools &

Software

DLP4710 数字微镜器件 (DMD) 是一款数控微光机电系统 (MOEMS) 空间照明调制器 (SLM)。当与适当的光学系统配合使用时, DLP4710 DMD 可显示非常清晰的高质量图像或视频。此器件是 DLP4710 DMD、 DLPC3439 或 DLPC3479 控制器和

Support &

Community

22

DLPA3000/DLPA3005 PMIC/LED 驱动器所组成的芯 片组的组件。DLP4710 外形小巧,与控制器和 PMIC/LED 驱动器共同组成完整的系统解决方案,从 而实现小尺寸、低功耗和高分辨率的高清显示产品。

请访问 TI DLP<sup>®</sup> Pico<sup>™</sup> 显示技术入门页,了解如何开 始使用 DLP4710。


DLP4710 生态系统包含现成的资源,可帮助用户加快 设计周期。这些资源包括可直接用于生产环境的光学模 块、光学模块制造商和设计公司。

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
DLP4710	FQL (100)	24.50mm × 11mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

### DLP®DLP4710 0.47 1080p 芯片组





Texas Instruments

www.ti.com.cn

# 目录

1	特性	
2	应用	
3	说明	
4		历史记录
5	Pin	Configuration and Functions 3
6	Spee	cifications8
	6.1	Absolute Maximum Ratings 8
	6.2	Storage Conditions
	6.3	ESD Ratings
	6.4	Recommended Operating Conditions 9
	6.5	Thermal Information 12
	6.6	Electrical Characteristics 12
	6.7	Timing Requirements 13
	6.8	Switching Characteristics 18
	6.9	System Mounting Interface Loads 19
	6.10	Physical Characteristics of the Micromirror Array. 20
	6.11	Micromirror Array Optical Characteristics 21
	6.12	Window Characteristics 22
	6.13	Chipset Component Usage Specification 22
	6.14	Software Requirements 22
7	Deta	iled Description 23
	7.1	Overview 23
	7.2	Functional Block Diagram 23


	7.3	Feature Description	24
	7.4	Device Functional Modes	24
	7.5	Optical Interface and System Image Quality Considerations	24
	7.6	Micromirror Array Temperature Calculation	25
	7.7	Micromirror Landed-On/Landed-Off Duty Cycle .	26
8	Appl	lication and Implementation	29
	8.1	Application Information	29
	8.2	Typical Application	29
9	Pow	er Supply Recommendations	32
	9.1	Power Supply Power-Up Procedure	
	9.2	Power Supply Power-Down Procedure	32
	9.3	Power Supply Sequencing Requirements	33
10	Layo	out	35
	10.1	Layout Guidelines	35
	10.2	Layout Example	35
11	器件	和文档支持	36
	11.1	器件支持	36
	11.2	相关链接	36
	11.3	社区资源	36
	11.4	商标	37
	11.5	静电放电警告	37
	11.6	术语表	37
12	机械	、封装和可订购信息	37

# 4 修订历史记录

日期	修订版本	说明
2018 年 11 月	*	最初发布版本。



### 5 Pin Configuration and Functions



### Pin Functions – Connector Pins<sup>(1)</sup>

PIN		TYPE	SIGNAL		DESCRIPTION	PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH <sup>(2)</sup> (mm)
DATA INPUTS						
D_AN(0)	G3	I	SubLVDS	Double	Data, Negative	5.01
D_AN(1)	F4	I	SubLVDS	Double	Data, Negative	2.03
D_AN(2)	E3	I	SubLVDS	Double	Data, Negative	2.41
D_AN(3)	E6	I	SubLVDS	Double	Data, Negative	4.71
D_AN(4)	J5	I	SubLVDS	Double	Data, Negative	3.23
D_AN(5)	L5	I	SubLVDS	Double	Data, Negative	3.87
D_AN(6)	G5	I	SubLVDS	Double	Data, Negative	6.32
D_AN(7)	L3	I	SubLVDS	Double	Data, Negative	1.84
D_AP(0)	H3	I	SubLVDS	Double	Data, Positive	5.01
D_AP(1)	G4	I	SubLVDS	Double	Data, Positive	2.03
D_AP(2)	E4	I	SubLVDS	Double	Data, Positive	2.41
D_AP(3)	E5	I	SubLVDS	Double	Data, Positive	4.71

 Low speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR) JESD209B.

 Net trace lengths inside the package: Relative dielectric constant for the FQL ceramic package is 9.8. Propagation speed = 11.8 / sqrt (9.8) = 3.769 inches/ns. Propagation delay = 0.265 ns/inch = 265 ps/inch = 10.43 ps/mm. DLP4710 ZHCSJ13-NOVEMBER 2018

# NSTRUMENTS

**FEXAS** 

www.ti.com.cn

## Pin Functions – Connector Pins<sup>(1)</sup> (continued)

PIN			0.0			PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH <sup>(2)</sup> (mm)
D_AP(4)	J6	I	SubLVDS	Double	Data, Positive	3.23
D_AP(5)	L6	Ι	SubLVDS	Double	Data, Positive	3.87
D_AP(6)	G6	Ι	SubLVDS	Double	Data, Positive	6.32
D_AP(7)	L4	Ι	SubLVDS	Double	Data, Positive	1.84
D_BN(0)	G27	Ι	SubLVDS	Double	Data, Negative	2.51
D_BN(1)	E26	-	SubLVDS	Double	Data, Negative	4.43
D_BN(2)	D28	Ι	SubLVDS	Double	Data, Negative	2.76
D_BN(3)	D26	Ι	SubLVDS	Double	Data, Negative	5.47
D_BN(4)	L25	Ι	SubLVDS	Double	Data, Negative	4.85
D_BN(5)	K25	-	SubLVDS	Double	Data, Negative	4.10
D_BN(6)	L28	Ι	SubLVDS	Double	Data, Negative	2.53
D_BN(7)	K27	-	SubLVDS	Double	Data, Negative	2.76
D_BP(0)	F27	Ι	SubLVDS	Double	Data, Positive	2.51
D_BP(1)	E27	Ι	SubLVDS	Double	Data, Positive	4.43
D_BP(2)	D27	-	SubLVDS	Double	Data, Positive	2.76
D_BP(3)	D25	-	SubLVDS	Double	Data, Positive	5.47
D_BP(4)	L26	Ι	SubLVDS	Double	Data, Positive	4.85
D_BP(5)	J25	Ι	SubLVDS	Double	Data, Positive	4.10
D_BP(6)	K28	Ι	SubLVDS	Double	Data, Positive	2.53
D_BP(7)	J27	-	SubLVDS	Double	Data, Positive	2.76
DCLK_AN	J3	Ι	SubLVDS	Double	Clock, Negative	3.77
DCLK_AP	K3	Ι	SubLVDS	Double	Clock, Positive	3.77
DCLK_BN	H26	Ι	SubLVDS	Double	Clock, Negative	2.98
DCLK_BP	H27	Ι	SubLVDS	Double	Clock, Positive	2.98
CONTROL INPUTS					· · · ·	
LS_WDATA	D3	Ι	LPSDR <sup>(1)</sup>	Single	Write data for low speed interface.	1.20
LS_CLK	C3	Ι	LPSDR	Single	Clock for low-speed interface	1.20
DMD_DEN_ARSTZ	B6	Ι	LPSDR		Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode.	4.19
LS_RDATA_A	C6	0	LPSDR	Single	Read data for low-speed interface	3.93
LS_RDATA_B	C4	0	LPSDR	Single	Read data for low-speed interface	2.57
POWER						
VBIAS <sup>(3)</sup>	B27	Power			Supply voltage for positive bias level	24.51
VBIAS <sup>(3)</sup>	B4	Power			at micromirrors	24.51
VOFFSET <sup>(3)</sup>	B2	Power			Supply voltage for HVCMOS core	49.56
VOFFSET <sup>(3)</sup>	C29	Power			logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors.	49.56
VRESET	B28	Power			Supply voltage for negative reset level	24.82
VRESET	B3	Power			at micromirrors.	24.82

(3) The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, VRESET. All VSS connections are also required.



# Pin Functions – Connector Pins<sup>(1)</sup> (continued)

PIN		TYPE			DESCRIPTION	PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH <sup>(2)</sup> (mm)
VDD <sup>(3)</sup>	C2	Power				
VDD	D2	Power				
VDD	D29	Power				
VDD	E2	Power				
VDD	E29	Power				
VDD	H2	Power				
VDD	H28	Power			Supply voltage for LVCMOS core logic. Supply voltage for LPSDR	
VDD	H29	Power			inputs.	
VDD	J2	Power			Supply voltage for normal high level at micromirror address electrodes.	
VDD	J28	Power				
VDD	J29	Power				
VDD	K2	Power				
VDD	K29	Power				
VDD	L2	Power				
VDD	L29	Power				
VDDI	E28	Power				
VDDI	F2	Power				
VDDI	F28	Power				
VDDI	F29	Power			Supply voltage for SubLVDS	
VDDI	F3	Power			receivers.	
VDDI	G2	Power				
VDDI	G28	Power				
VDDI	G29	Power				

TEXAS INSTRUMENTS

www.ti.com.cn

Pin	Functions -	Connector	Pins <sup>(1)</sup>	(continued)
-----	-------------	-----------	---------------------	-------------

PIN		-				PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH <sup>(2)</sup> (mm)
VSS	B25	Ground				
VSS	B26	Ground				
VSS	B29	Ground				
VSS	B5	Ground				
VSS	C25	Ground				
VSS	C26	Ground				
VSS	C27	Ground				
VSS	C28	Ground				
VSS	C5	Ground				
VSS	D4	Ground				
VSS	D5	Ground				
VSS	D6	Ground				
VSS	E25	Ground				
VSS	F25	Ground				
VSS	F26	Ground			Common return.	
VSS	F5	Ground			Ground for all power.	
VSS	F6	Ground				
VSS	G25	Ground				
VSS	G26	Ground				
VSS	H25	Ground				
VSS	H4	Ground				
VSS	H5	Ground				
VSS	H6	Ground				
VSS	J26	Ground				
VSS	J4	Ground				
VSS	K26	Ground				
VSS	K4	Ground				
VSS	K5	Ground				
VSS	K6	Ground				
VSS	L27	Ground			]	



Pin Functions – Test Pads					
NUMBER	SYSTEM BOARD				
A1	Do not connect				
A5	Do not connect				
A6	Do not connect				
A25	Do not connect				
A26	Do not connect				
A27	Do not connect				
A28	Do not connect				
A29	Do not connect				
A30	Do not connect				
A31	Do not connect				
B30	Do not connect				
B31	Do not connect				
C30	Do not connect				
C31	Do not connect				
D1	Do not connect				
E1	Do not connect				

### **Pin Functions – Test Pads**

### 6 Specifications

### 6.1 Absolute Maximum Ratings

see (1)

			MIN	MAX	UNIT
	VDD	Supply voltage for LVCMOS core logic <sup>(2)</sup> Supply voltage for LPSDR low speed interface	-0.5	2.3	V
	VDDI	Supply voltage for SubLVDS receivers <sup>(2)</sup>	-0.5	2.3	V
Supply voltage Input voltage Input pins Clock frequency Environmental	VOFFSET	Supply voltage for HVCMOS and micromirror electrode <sup>(2)</sup> (3)	-0.5	11	V
	VBIAS	Supply voltage for micromirror electrode <sup>(2)</sup>	-0.5	19	V
	VRESET	Supply voltage for micromirror electrode <sup>(2)</sup>	-15	0.5	V
	VDDI–VDD	Supply voltage delta (absolute value) <sup>(4)</sup>		0.3	V
	 VBIAS–VOFFS ET	Supply voltage delta (absolute value) <sup>(5)</sup>	nicromirror electrode $^{(2)}$ (3)       -0.5       11       N         etrode $^{(2)}$ -0.5       19       N         etrode $^{(2)}$ -15       0.5       N         ee) $^{(4)}$ 0.3       N         ee) $^{(5)}$ 11       N         ee) $^{(6)}$ 34       N         -0.5       VDD + 0.5       N         (absolute value) $^{(7)}$ 810       m         frace LS_CLK       130       M         erface DCLK       620       M	V	
nput voltage	 VBIAS–VRESE T	Supply voltage delta (absolute value) <sup>(6)</sup>		34	V
Input voltage fo	Input voltage for	other inputs LPSDR <sup>(2)</sup>	-0.5		V
input voltage	Input voltage for	other inputs SubLVDS <sup>(2) (7)</sup>	-0.5		V
lanut ninn	VID	SubLVDS input differential voltage (absolute value) <sup>(7)</sup>		810	mV
input pins	IID	SubLVDS input differential current	VCMOS and micromirror electrode $^{(2)}$ (3)-0.5nicromirror electrode $^{(2)}$ -0.5nicromirror electrode $^{(2)}$ -15nicromirror electrode $^{(2)}$ -0.5nicromirror electrode $^{(3)}$ -0.5nicromirror electrode $^{(5)}$ -0.5nicromirror electrode $^{(6)}$ -0.5nicromirror electrode $^{(6)}$ -0.5nicromirror electrode $^{(2)}$ -0.5nicromirror electrode $^{(2)}$ -0.5nicromirror electrode $^{(2)}$ -0.5nicromirror electrode $^{(5)}$ -0.5nicromirror electrode (absolute value) $^{(7)}$ -0.5nicromirror electrode (absolute value) $^{(7)}$ -0.5nicromirror electrode electr	10	mA
	f <sub>clock</sub>	Clock frequency for low speed interface LS_CLK		130	MHz
Clock frequency	f <sub>clock</sub>	Clock frequency for high speed interface DCLK		620	MHz
	T <sub>ARRAY</sub> and	Temperature – operational <sup>(8)</sup>	-0.5     VDD + 0.5     V       -0.5     VDDI + 0.5     V       absolute value) <sup>(7)</sup> 810     m       10     m       face LS_CLK     130     MH       rface DCLK     620     MH       -20     90     °C	°C	
Environmental	T <sub>WINDOW</sub>	Temperature – non-operational <sup>(8)</sup>	-40	90	°C
	T <sub>DP</sub>	Dew Point Temperature - operating and non-operating (non- condensing)		81	°C
	T <sub>delta</sub>	Absolute Temperature delta between any point on the window edge and the ceramic test point TP1 $^{\rm (9)}$		30	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure above or below the Recommended Operating Conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the ground terminals (VSS). The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required.

(3) VOFFSET supply transients must fall within specified voltages.

(4) Exceeding the recommended allowable absolute voltage difference between VDDI and VDD may result in excessive current draw.

(5) Exceeding the recommended allowable absolute voltage difference between VBIAS and VOFFSET may result in excessive current draw.

(6) Exceeding the recommended allowable absolute voltage difference between VBIAS and VRESET may result in excessive current draw.
 (7) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.

(8) The highest temperature of the active array (as calculated by the *Micromirror Array Temperature Calculation*) or of any point along the Window Edge as defined in Figure 18. The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 18 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.

(9) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 18. The window test points TP2, TP3, TP4, and TP5 shown in Figure 18 are intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

### 6.2 Storage Conditions

applicable for the DMD as a component or non-operational in a system

		MIN	MAX	UNIT
T <sub>DMD</sub>	DMD storage temperature	-40	85	°C
T <sub>DP-AVG</sub>	Average dew point temperature, (non-condensing) <sup>(1)</sup>		24	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range, (non-condensing) <sup>(2)</sup>	28	36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range		6	Months

The average over time (including storage and operating) that the device is not in the elevated dew point temperature range. (1)

(2)Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>ELR</sub>.

### 6.3 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

### 6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2) (3)</sup>

		MIN	NOM	MAX	UNIT
SUPPLY VOLTAGE	E RANGE <sup>(4)</sup>				
V <sub>DD</sub>	Supply voltage for LVCMOS core logic Supply voltage for LPSDR low-speed interface	1.7	1.8	1.95	V
V <sub>DDI</sub>	Supply voltage for SubLVDS receivers	1.7	1.8	1.95	V
V <sub>OFFSET</sub>	Supply voltage for HVCMOS and micromirror electrode <sup>(5)</sup>	9.5	10	10.5	V
V <sub>BIAS</sub>	Supply voltage for mirror electrode	17.5	18	18.5	V
V <sub>RESET</sub>	Supply voltage for micromirror electrode	-14.5	-14	-13.5	V
V <sub>DDI</sub> -V <sub>DD</sub>	Supply voltage delta (absolute value) <sup>(6)</sup>			0.3	V
VBIAS-VOFFSET	Supply voltage delta (absolute value) <sup>(7)</sup>			10.5	V
V <sub>BIAS</sub> -V <sub>RESET</sub>	Supply voltage delta (absolute value) <sup>(8)</sup>			33	V
CLOCK FREQUEN	CY				
f <sub>clock</sub>	Clock frequency for low speed interface LS_CLK <sup>(9)</sup>	108		120	MHz
$f_{clock}$	Clock frequency for high speed interface DCLK <sup>(10)</sup>	300		540	MHz
	Duty cycle distortion DCLK	44%		56%	
SUBLVDS INTERF	ACE <sup>(10)</sup>				
V <sub>ID</sub>	SubLVDS input differential voltage (absolute value) Figure 8, Figure 9	150	250	350	mV
V <sub>CM</sub>	Common mode voltage Figure 8, Figure 9	700	900	1100	mV
V <sub>SUBLVDS</sub>	SubLVDS voltage Figure 8, Figure 9	575		1225	mV
Z <sub>LINE</sub>	Line differential impedance (PWB/trace)	90	100	110	Ω
Z <sub>IN</sub>	Internal differential termination resistance Figure 10	80	100	120	Ω
	100-Ω differential PCB trace	6.35		152.4	mm

The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections (1) are also required.

Recommended Operating Conditions are applicable after the DMD is installed in the final product. (2)

(3) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the Recommended Operating Conditions. No level of performance is implied when operating the device above or below the Recommended Operating Conditions limits.

- All voltage values are with respect to the ground pins (VSS). (4)
- VOFFSET supply transients must fall within specified max voltages. (5)
- To prevent excess current, the supply voltage delta |VDDI VDD| must be less than specified limit. (6)
- To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than specified limit. To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than specified limit. (7)
- (8)

LS\_CLK must run as specified to ensure internal DMD timing for reset waveform commands. (9)

(10) Refer to the SubLVDS timing requirements in .

### **Recommended Operating Conditions (continued)**

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2) (3)</sup>

		MIN	NOM MAX	UNIT
ENVIRONMENT	AL			
	Array Temperature – long-term operational <sup>(11)(12)(13)(14)</sup>	0	40 to 70 <sup>(13)</sup>	
TARRAY	Array Temperature - short-term operational, 25 hr max <sup>(12)(15)</sup>	-20	-10	°C
,	Array Temperature - short-term operational, 500 hr max <sup>(12)(15)</sup>	-10	0	
	Array Temperature – short-term operational, 500 hr max <sup>(12)(15)</sup>	70	75	
T <sub>delta</sub>	Absolute Temperature difference between any point on the window edge and the ceramic test point TP1 $^{\rm (16)}$		30	°C
T <sub>WINDOW</sub>	Window Temperature – operational <sup>(11)</sup> (17)		90	°C
T <sub>DP-AVG</sub>	Average dew point temperature (non-condensing) <sup>(18)</sup>		24	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) <sup>(19)</sup>	28	36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range		6	Months
ILL <sub>UV</sub>	Illumination wavelengths < 420 nm $^{(11)}$		0.68	mW/cm <sup>2</sup>
ILL <sub>VIS</sub>	Illumination wavelengths between 420 nm and 700 nm		Thermally limited	
ILL <sub>IR</sub>	Illumination wavelengths > 700 nm		10	mW/cm <sup>2</sup>
$ILL_{\theta}$	Illumination marginal ray angle <sup>(20)</sup>		55	degrees

(11) Simultaneous exposure of the DMD to the maximum *Recommended Operating Conditions* for temperature and UV illumination will reduce device lifetime.

(12) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in Figure 18 and the Package Thermal Resistance using *Micromirror Array Temperature Calculation*.

(13) Per Figure 1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to *Micromirror Landed-On/Landed-Off Duty Cycle* for a definition of micromirror landed duty cycle.

(14) Long-term is defined as the usable life of the device

(15) Short-term is the total cumulative time over the useful life of the device.

(16) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in Figure 18. The window test points TP2, TP3, TP4, and TP5 shown in Figure 18 are intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

(17) Window temperature is the highest temperature on the window edge shown in Figure 18. The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 18 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.

(18) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.

(19) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>ELR</sub>.

(20) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including Pond of Micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document, and may negatively affect lifetime.






Figure 1. Max Recommended Array Temperature – Derating Curve

STRUMENTS

EXAS

### 6.5 Thermal Information

		DLP4710	
	THERMAL METRIC <sup>(1)</sup>	FQL (LGA)	UNIT
		100 PINS	
Thermal resistance	Active area to test point 1 (TP1) <sup>(1)</sup>	1.1	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the *Recommended Operating Conditions*. The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

### 6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS <sup>(2)</sup>	MIN	TYP	MAX	UNIT
CURRENT						
	Supply current: VDD <sup>(3) (4)</sup>	V <sub>DD</sub> = 1.95 V			260	
I <sub>DD</sub>	Supply current: VDD(4) (4)	V <sub>DD</sub> = 1.8 V		180		mA
	Supply current: VDDI <sup>(3)</sup> (4)	V <sub>DDI</sub> = 1.95 V			62	
I <sub>DDI</sub>		V <sub>DDI</sub> = = 1.8 V		40		mA
1		V <sub>OFFSET</sub> = 10.5 V			7.4	mA
OFFSET	Supply current: VOFFSET <sup>(5)</sup> <sup>(6)</sup>	V <sub>OFFSET</sub> = 10 V		6.3		ША
	Supply current: VBIAS <sup>(5)</sup> (6)	VBIAS = 18.5 V			1.1	
BIAS	Supply current: VBIAS(-) (-)	VBIAS = 18 V		0.9		mA
		VRESET = -14.5 V			5.4	
IRESET	Supply current: VRESET <sup>(6)</sup>	VRESET = -14 V		4.4		mA
POWER <sup>(7)</sup>		•		,		
P	Supply power dissipation: VDD <sup>(3)</sup>	VDD = 1.95 V			507	
P <sub>DD</sub>	(4)	VDD = 1.8 V		324		mW
<b>D</b>	Supply power dissipation: VDDI <sup>(3)</sup>	VDDI = 1.95 V			120.9	
P <sub>DDI</sub>		VDD = 1.8 V		72		mW
P	Supply power dissipation: VOFFSET <sup>(5)</sup> <sup>(6)</sup>	VOFFSET = 10.5 V			77.7	
P <sub>OFFSET</sub>	VOFFSET <sup>(5)</sup> <sup>(6)</sup>	VOFFSET = 10 V		63		mW
D	Supply power dissipation: VBIAS <sup>(5) (6)</sup>	VBIAS = 18.5 V			20.35	
P <sub>BIAS</sub>	VBIAS <sup>(5)</sup> (6)	VBIAS = 18 V		16.2		mW
P	Supply power dissipation:	VRESET = -14.5 V			78.3	
P <sub>RESET</sub>	VRESET <sup>(6)</sup>	VRESET = -14 V		61.6		mW
P <sub>TOTAL</sub>	Supply power dissipation: Total			536.8	804.25	mW
LPSDR INPU	JT <sup>(8)</sup>					
V <sub>IH(DC)</sub>	DC input high voltage <sup>(9)</sup>		0.7 × VDD		VDD + 0.3	V
V <sub>IL(DC)</sub>	DC input low voltage <sup>(9)</sup>		-0.3		0.3 × VDD	V
V <sub>IH(AC)</sub>	AC input high voltage <sup>(9)</sup>		0.8 × VDD		VDD + 0.3	V
V <sub>IL(AC)</sub>	AC input low voltage <sup>(9)</sup>		-0.3		0.2 × VDD	V
$\Delta V_T$	Hysteresis ( $V_{T+} - V_{T-}$ )	Figure 10	0.1 × VDD		0.4 × VDD	V

(1) Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

(2) All voltage values are with respect to the ground pins (VSS).

(3) To prevent excess current, the supply voltage delta |VDDI - VDD| must be less than specified limit.

(4) Supply power dissipation based on non-compressed commands and data.

(5) To prevent excess current, the supply voltage delta |VBIAS - VOFFSET| must be less than specified limit.

(6) Supply power dissipation based on 3 global resets in 200 µs.

(8) LPSDR specifications are for pins LS\_CLK and LS\_WDATA.

<sup>(7)</sup> The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, VRESET. All VSS connections are also required.

<sup>(9)</sup> Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low-Power Double Data Rate (LPDDR) JESD209B.

### **Electrical Characteristics (continued)**

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS <sup>(2)</sup>	MIN	TYP	MAX	UNIT
IIL	Low-level input current	VDD = 1.95 V; V <sub>I</sub> = 0 V	-100			nA
I <sub>IH</sub>	High-level input current	VDD = 1.95 V; V <sub>I</sub> = 1.95 V			100	nA
LPSDR OUT	<b>ГР</b> UT <sup>(10)</sup>					
V <sub>OH</sub>	DC output high voltage	$I_{OH} = -2 \text{ mA}$	0.8 × VDD			V
V <sub>OL</sub>	DC output low voltage	I <sub>OL</sub> = 2 mA			0.2 × VDD	V
CAPACITA	NCE					
0	Input capacitance LPSDR	f = 1  MHz			10	pF
C <sub>IN</sub>	Input capacitance SubLVDS	<i>f</i> = 1 MHz			20	pF
C <sub>OUT</sub>	Output capacitance	<i>f</i> = 1 MHz			10	pF
C <sub>RESET</sub>	Reset group capacitance	$f = 1 \text{ MHz}; (1080 \times 240)$ micromirrors	400		450	pF

(10) LPSDR specification is for pin LS\_RDATA.

### 6.7 Timing Requirements

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

			MIN	NOM	MAX	UNIT
LPSDR						
t <sub>r</sub>	Rise slew rate <sup>(1)</sup>	(30% to 80%) × VDD, Figure 3	1		3	V/ns
t <sub>f</sub>	Fall slew rate <sup>(1)</sup>	(70% to 20%) × VDD, Figure 3	1		3	V/ns
t <sub>r</sub>	Rise slew rate <sup>(2)</sup>	(20% to 80%) × VDD, Figure 3	0.25			V/ns
t <sub>f</sub>	Fall slew rate <sup>(2)</sup>	(80% to 20%) × VDD, Figure 3	0.25			V/ns
t <sub>c</sub>	Cycle time LS_CLK,	Figure 2	7.7	8.3		ns
t <sub>W(H)</sub>	Pulse duration LS_CLK high	50% to 50% reference points, Figure 2	3.1			ns
t <sub>W(L)</sub>	Pulse duration LS_CLK low	50% to 50% reference points, Figure 2	3.1			ns
t <sub>su</sub>	Setup time	LS_WDATA valid before LS_CLK ↑, Figure 2	1.5			ns
t <sub>h</sub>	Hold time	LS_WDATA valid after LS_CLK ↑, Figure 2	1.5			ns
t <sub>WINDOW</sub>	Window time <sup>(1) (3)</sup>	Setup time + Hold time, Figure 2	3.0			ns
t <sub>DERATING</sub>	Window time derating <sup>(1)</sup> <sup>(3)</sup>	For each 0.25 V/ns reduction in slew rate below 1 V/ns, Figure 5		0.35		ns
SubLVDS						
t <sub>r</sub>	Rise slew rate	20% to 80% reference points, Figure 4	0.7	1		V/ns
t <sub>f</sub>	Fall slew rate	80% to 20% reference points, Figure 4	0.7	1		V/ns
t <sub>c</sub>	Cycle time DCLK,	Figure 6	1.79	1.85		ns
t <sub>W(H)</sub>	Pulse duration DCLK high	50% to 50% reference points, Figure 6	0.79			ns
t <sub>W(L)</sub>	Pulse duration DCLK low	50% to 50% reference points, Figure 6	0.79			ns
t <sub>su</sub>	Setup time	D(0:7) valid before DCLK ↑ or DCLK ↓, Figure 6				
t <sub>h</sub>	Hold time	D(0:7) valid after DCLK ↑ or DCLK ↓, Figure 6				

Specification is for LS\_CLK and LS\_WDATA pins. Refer to LPSDR input rise slew rate and fall slew rate in Figure 3.
 Specification is for DMD\_DEN\_ARSTZ pin. Refer to LPSDR input rise and fall slew rate in Figure 3.

(3) Window time derating example: 0.5-V/ns slew rate increases the window time by 0.7 ns, from 3 to 3.7 ns.

Copyright © 2018, Texas Instruments Incorporated

Texas Instruments


www.ti.com.cn

### **Timing Requirements (continued)**

Device electrical characteristics are over *Recommended Operating Conditions* unless otherwise noted.


			MIN	NOM	MAX	UNIT
t <sub>WINDOW</sub>	Window time	Setup time + Hold time, Figure 6, Figure 7	3.0			ns
t <sub>LVDS-</sub> ENABLE+REFGEN	Power-up receiver <sup>(4)</sup>				2000	ns

(4) Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.




Low-speed interface is LPSDR and adheres to the *Electrical Characteristics* and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low Power Double Data Rate (LPDDR)* JESD209B.


Figure 2. LPSDR Switching Parameters














Figure 5. Window Time Derating Concept

TEXAS INSTRUMENTS

www.ti.com.cn





Figure 6. SubLVDS Switching Parameters



Note: Refer to High-Speed Interface for details.








Figure 8. SubLVDS Voltage Parameters




Figure 9. SubLVDS Waveform Parameters






Figure 10. SubLVDS Equivalent Input Circuit







See *Timing* for more information.

### Figure 13. Test Load Circuit for Output Propagation Measurement

### 6.8 Switching Characteristics<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Output propagation, Clock to Q, rising edge of LS_CLK input to LS_RDATA output. Figure 12	C <sub>L</sub> = 45 pF			15	ns
	Slew rate, LS_RDATA		0.5			V/ns
	Output duty cycle distortion, LS_RDATA		40%		60%	


(1) Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.



## 6.9 System Mounting Interface Loads

	PARAMETER	MIN	NOM	MAX	UNIT
Maximum system mounting interface	Thermal interface area (see Figure 14)			62	N1
load to be applied to the:	Clamping and electrical interface area (see Figure 14)			110	Ν
	Datum 'A' area (3 places)				





Clamping and Electrical Interface Area -

Figure 14. System Interface Loads

### 6.10 Physical Characteristics of the Micromirror Array

		VALUE	UNIT	
	Number of active columns	See Figure 15	1920	micromirrors
	Number of active rows	See Figure 15	1080	micromirrors
3	Micromirror (pixel) pitch	See Figure 16	5.4	μm
	Micromirror active array width	Micromirror pitch × number of active columns; see Figure 15	10.368	mm
	Micromirror active array height	Micromirror pitch × number of active rows; see Figure 15	5.832	mm
	Micromirror active border	Pond of micromirror (POM) <sup>(1)</sup>	20	micromirrors/side

(1) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.




Figure 15. Micromirror Array Physical Characteristics




Figure 16. Mirror (Pixel) Pitch

### 6.11 Micromirror Array Optical Characteristics

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Micromirror tilt angle	DMD landed state <sup>(1)</sup>		17		degrees
Micromirror tilt angle tolerance <sup>(2) (3) (4) (5)</sup>		-1.4		1.4	degrees
Micromirror tilt direction <sup>(6)</sup> <sup>(7)</sup>	Landed OFF state		180		-l
	Landed ON state		270		degrees
Micromirror crossover time <sup>(8)</sup>	Typical Performance		1	3	_
Micromirror switching time <sup>(9)</sup>	Typical Performance	10			μs
Number of out-of-specification	Adjacent micromirrors			0	
Number of out-of-specification micromirrors <sup>(10)</sup>	Non-adjacent micromirrors			10	micromirrors

(1) Measured relative to the plane formed by the overall micromirror array.

- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (4) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (5) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations or system contrast variations.
- (6) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in the ON State direction. A binary value of 0 results in a micromirror landing in the OFF State direction.
- (7) Micromirror tilt direction is measured as in a typical polar coordinate system: measuring counter-clockwise from a 0° reference which is aligned with the +X Cartesian axis.
- (8) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (9) The minimum time between successive transitions of a micromirror.
- (10) An out-of-specification micromirror is defined as a micromirror that is unable to transition between the two landed states within the specified Micromirror Switching Time.




Figure 17. Landed Pixel Orientation and Tilt

TEXAS INSTRUMENTS

www.ti.com.cn

### 6.12 Window Characteristics

PAR	AMETER <sup>(1)</sup>	MIN	NOM	MAX	UNIT
Window material designation	Corning Eagle XG				
Window refractive index	at wavelength 546.1 nm		1.5119		
Window aperture <sup>(2)</sup>			See (2)		
Illumination overfill <sup>(3)</sup>			See (3)		
Window transmittance, single-pass through both surfaces and glass	Minimum within the wavelength range 420 to 680 nm. Applies to all angles 0° to 30° AOI.	97%			
Window Transmittance, single-pass through both surfaces and glass	Average over the wavelength range 420 to 680 nm. Applies to all angles 30° to 45° AOI.	97%			

(1) See Optical Interface and System Image Quality Considerations for more information.

(2) See the package mechanical characteristics for details regarding the size and location of the window aperture.

(3) The active area of the DLP4710 device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to limit light flux incident outside the active array to less than 10% of the average flux level in the active area. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.

### 6.13 Chipset Component Usage Specification

The DLP4710 device is a component of one or more DLP chipsets. Reliable function and operation of the device requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology is the TI technology and devices for operating or controlling a DLP DMD.

### NOTE

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously

### 6.14 Software Requirements

### CAUTION

The DLP4710 DMD has mandatory software requirements. Refer to Software Requirements for TI DLP<sup>®</sup> Pico<sup>TM</sup> TRP Digital Micromirror Devices application report for additional information. Failure to use the specified software will result in failure at power up.




### 7 Detailed Description

### 7.1 Overview

The DLP4710 device is a 0.47 inch diagonal spatial light modulator of aluminum micromirrors. Pixel array size is 1920 columns by 1080 rows in a square grid pixel arrangement. The electrical interface is Sub Low Voltage Differential Signaling (SubLVDS) data.

DLP4710 device is part of the chipset comprising the DLP4710 DMD, DLPC3439 or DLPC3479 controller, and DLPA3000 or DLPA3005 PMIC/LED driver. To ensure reliable operation, the DLP4710 DMD must always be used with either the DLPC3439 or DLPC3479 controller and the DLPA3000 or DLPA3005 PMIC/LED drivers.

### 7.2 Functional Block Diagram



Simplified for clarity.



### 7.3 Feature Description

### 7.3.1 Power Interface

The power management IC, DLPA3000/DLPA3005, contains three regulated DC supplies for the DMD reset circuitry: VBIAS, VRESET and VOFFSET, as well as the 2 regulated DC supplies for the DLPC3439 or DLPC3479 controller.

### 7.3.2 Low-Speed Interface

The Low Speed Interface handles instructions that configure the DMD and control reset operation. LS\_CLK is the low-speed clock, and LS\_WDATA is the low speed data input.

### 7.3.3 High-Speed Interface

The purpose of the high-speed interface is to transfer pixel data rapidly and efficiently, making use of high speed DDR transfer and compression techniques to save power and time. The high-speed interface is composed of differential SubLVDS receivers for inputs, with a dedicated clock.

### 7.3.4 Timing

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. Figure 13 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

### 7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC3439 or DLPC3479 controller. See the DLPC3439/ DLPC3479 controller data sheet or contact a TI applications engineer.

### 7.5 Optical Interface and System Image Quality Considerations

### 7.5.1 Optical Interface and System Image Quality

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

### 7.5.1.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle (and vice versa), contrast degradation and objectionable artifacts in the display border and/or active area could occur.

### 7.5.1.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.



### **Optical Interface and System Image Quality Considerations (continued)**

### 7.5.1.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

### 7.6 Micromirror Array Temperature Calculation




Figure 18. DMD Thermal Test Points

Micromirror array temperature can be computed analytically from measurement points on the outside of the package, the ceramic package thermal resistance, the electrical power dissipation, and the illumination heat load. The relationship between micromirror array temperature and the reference ceramic temperature is provided by the following equations:

$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$	(1)
$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$	(2)

 $Q_{ILLUMINATION} = (C_{L2W} \times SL)$ 

- T<sub>ARRAY</sub> = Computed DMD array temperature (°C)
- T<sub>CERAMIC</sub> = Measured ceramic temperature (°C), TP1 location in Figure 18
- R<sub>ARRAY-TO-CERAMIC</sub> = DMD package thermal resistance from array to outside ceramic (°C/W) specified in Thermal Information
- Q<sub>ARRAY</sub> = Total DMD power; electrical plus absorbed (calculated) (W)
- Q<sub>ELECTRICAL</sub> = Nominal DMD electrical power dissipation (W)
- C<sub>L2W</sub> = Conversion constant for screen lumens to absorbed optical power on the DMD (W/lm) specified below

### Micromirror Array Temperature Calculation (continued)

• SL = Measured ANSI screen lumens (Im)

Electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 0.25W. Absorbed optical power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. Equations shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from DMD to the screen of 87%.

The conversion constant CL2W is based on the DMD micromirror array characteristics. It assumes a spectral efficiency of 300 lm/W for the projected light and illumination distribution of 83.7% on the DMD active array, and 16.3% on the DMD array border and window aperture. The conversion constant is calculated to be 0.00266 W/lm.

Sample Calculation for typical projection application:

- 1. T<sub>CERAMIC</sub> = 55°C, assumed system measurement; see *Recommended Operating Conditions* for specification limits.
- 2. SL = 1500 lm
- 3.  $Q_{ELECTRICAL} = 0.25 W$
- 4. CL2W = 0.00266 W/Im
- 5.  $Q_{ARRAY} = 0.25 + (0.00266 \times 1500) = 4.24 \text{ W}$
- 6.  $T_{ARRAY} = 55^{\circ}C + (4.24 \text{ W} \times 1.1^{\circ}C/\text{W}) = 59.66^{\circ}C$

### 7.7 Micromirror Landed-On/Landed-Off Duty Cycle

### 7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 75/25 indicates that the referenced pixel is in the ON state 75% of the time and in the OFF state 25% of the time, whereas 25/75 would indicate that the pixel is in the ON state 25% of the time. Likewise, 50/50 indicates that the pixel is ON 50% of the time and OFF 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) nominally add to 100.

### 7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

### 7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in Figure 1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).



www.ti.com.cn



### Micromirror Landed-On/Landed-Off Duty Cycle (continued)

• All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the Maximum Operating DMD Temperature that the DMD should be operated at for a given long-term average Landed Duty Cycle.

### 7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the nominal landed duty cycle of a given pixel is determined by the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience very close to a 100/0 landed duty cycle during that time period. Likewise, when displaying pureblack, the pixel will experience very close to a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the gray scale value, as shown in Table 1.

Nominal Landed Duty Cycle
0/100
10/90
20/80
30/70
40/60
50/50
60/40
70/30
80/20
90/10
100/0

#### Table 1. Grayscale Value and Landed Duty Cycle

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

Landed Duty Cycle = (Red\_Cycle\_% × Red\_Scale\_Value) + (Green\_Cycle\_% × Green\_Scale\_Value) + (Blue\_Cycle\_% × Blue\_Scale\_Value)

where

Red\_Cycle\_%, Green\_Cycle\_%, and Blue\_Cycle\_%. represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point. (4)

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, blue color intensities would be as shown in Table 2.

Table 2. Example Landed Duty Cycle for Full-Co	or
Pixels	

Red Cycle	Green Cycle	Blue Cycle
Percentage	Percentage	Percentage
50%	20%	30%

Red Scale Value	Green Scale Value	Blue Scale Value	Nominal Landed Duty Cycle
0%	0%	0%	0/100
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0

The last factor to account for in estimating the Landed Duty Cycle is any applied image processing. Within the DLP Controller DLPC3439 or DLPC3479, the two functions which affect Landed Duty Cycle are Gamma and IntelliBright<sup>™</sup>.

Gamma is a power function of the form Output\_Level =  $A \times Input_Level^{Gamma}$ , where A is a scaling factor that is typically set to 1.

In the DLPC3430/DLPC3435 controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in Figure 19.




Figure 19. Example of Gamma = 2.2

From Figure 19, if the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale value will be 13% after gamma is applied. Therefore, it can be seen that since gamma has a direct impact displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.

The IntelliBright algorithms content adaptive illumination control (CAIC) and local area brightness boost (LABB) also apply transform functions on the gray scale level of each pixel.

But while amount of gamma applied to every pixel (of every frame) is constant (the exponent, gamma, is constant), CAIC and LABB are both adaptive functions that can apply a different amounts of either boost or compression to every pixel of every frame.

Consideration must also be given to any image processing which occurs before the DLPC3439 or DLPC3479 controller.

www.ti.com.cn



### 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the dual DLPC3439 or DLPC3479 controllers. The new high tilt pixel in the bottom-illuminated DMD increases brightness performance and enables a smaller system footprint for thickness constrained applications. Applications of interest include projection embedded in display devices like smartphones, tablets, cameras, and camcorders. Other applications include wearable (near-eye) displays, battery powered mobile accessory, interactive display, low-latency gaming display, and digital signage.

DMD power-up and power-down sequencing is strictly controlled by the DLPA3000/DLPA3005. Refer to Power Supply Recommendations for power-up and power-down specifications. To ensure reliable operation, the DLP4710 DMD must always be used with two DLPC3439 or DLPC3479 controllers and a DLPA3000 or DLPA3005 PMIC/LED driver.

### 8.2 Typical Application

A pico-projector that can be used as an accessory to a smartphone, tablet or a laptop is a common application when using a DLP4710 DMD and two DLPC3439 or DLPC3479 devices. The two DLPC3439 or DLPC3479 devices in the pico-projector receive images from a multimedia front end within the product as shown in Figure 20.








Figure 20. Typical Application Diagram



#### 8.2.1 Design Requirements

A pico-projector is created by using a DLP chip set comprised of a DLP4710 DMD, two DLPC3439 or DLPC3479 controllers and a DLPA3000/DLPA3005 PMIC/LED driver. The DLPC3439 or DLPC3479 controllers do the digital image processing, the DLPA3000/DLPA3005 provides the needed analog functions for the projector, and the DLP4710 DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chip set, other chips are needed. At a minimum a Flash part is needed to store the software and firmware to control each DLPC3439 or DLPC3479 controller.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico-projector.

For connecting the DLPC3439 or DLPC3479 controllers to the multimedia front end for receiving images, a 24-bit parallel interface is used. An I2C interface should be connected to the multimedia front end for sending commands to one of the DLPC3439 or DLPC3479 controllers for configuring the DLPC3439 or DLPC3479 controller for different features.

#### 8.2.2 Detailed Design Procedure

For connecting the two DLPC3439 or DLPC3479 controllers, the DLPA3000/DLPA3005, and the DLP4710 DMD, see the reference design schematic. When a circuit board layout is created from this schematic a very small circuit board is possible. An example small board layout is included in the reference design data base. Layout guidelines should be followed to achieve a reliable projector.

The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

#### 8.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is as shown in Figure 21. For the LED currents shown, it's assumed that the same current amplitude is applied to the red, green, and blue LEDs.




Figure 21. Luminance vs Current



### 9 Power Supply Recommendations

The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required. DMD power-up and power-down sequencing is strictly controlled by the DLPA3000/DLPA3005 devices.

### CAUTION

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability.

VDD, VDDI, VOFFSET, VBIAS, and VRESET power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. Refer to Figure 23. VSS must also be connected.

### 9.1 Power Supply Power-Up Procedure


- During power-up, VDD and VDDI must always start and settle before VOFFSET, VBIAS, and VRESET voltages are applied to the DMD.
- During power-up, it is a strict requirement that the delta between VBIAS and VOFFSET must be within the specified limit shown in *Recommended Operating Conditions*. Refer to Table 3 and the *Layout Example* for power-up delay requirements.
- During power-up, the DMD's LPSDR input pins shall not be driven high until after VDD and VDDI have settled at operating voltage.
- During power-up, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS. Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed previously and in Figure 22.

### 9.2 Power Supply Power-Down Procedure

- Power-down sequence is the reverse order of the previous power-up sequence. VDD and VDDI must be supplied until after VBIAS, VRESET, and VOFFSET are discharged to within 4 V of ground.
- During power-down, it is not mandatory to stop driving VBIAS prior to VOFFSET, but it is a strict requirement that the delta between VBIAS and VOFFSET must be within the specified limit shown in *Recommended Operating Conditions* (Refer to Note 2 for Figure 22).
- During power-down, the DMD's LPSDR input pins must be less than VDDI, the specified limit shown in *Recommended Operating Conditions*.
- During power-down, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed previously and in Figure 22.



### 9.3 Power Supply Sequencing Requirements




- (1) Refer to Table 3 and Figure 23 for critical power-up sequence delay requirements.
- (2) To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than specified in Recommended Operating Conditions. OEMs may find that the most reliable way to ensure this is to power VOFFSET prior to VBIAS during power-up and to remove VBIAS prior to VOFFSET during power-down. Refer to Table 3 and Figure 23 for power-up delay requirements.
- (3) To prevent excess current, the supply voltage delta |VBIAS VRESET| must be less than specified limit shown in Recommended Operating Conditions.
- (4) When system power is interrupted, the DLPA3000/DLPA3005 initiates hardware power-down that disables VBIAS, VRESET and VOFFSET after the Micromirror Park Sequence.
- (5) Drawing is not to scale and details are omitted for clarity.

#### Figure 22. Power Supply Sequencing Requirements (Power Up and Power Down)

## Power Supply Sequencing Requirements (continued)

Table 3. Power-Up Sequence Delay Requirement

	PARAMETER	MIN	MAX	UNIT
t <sub>DELAY</sub>	Delay requirement from VOFFSET power up to VBIAS power up	2		ms
V <sub>OFFSET</sub>	Supply voltage level at beginning of power-up sequence delay (see Figure 23)		6	V
V <sub>BIAS</sub>	Supply voltage level at end of power-up sequence delay (see Figure 23)		6	V
	VOFFSET <sup>12</sup>	v	•	



Refer to Table 3 for VOFFSET and VBIAS supply voltage levels during power-up sequence delay.

Figure 23. Power-Up Sequence Delay Requirement



### 10 Layout

### **10.1 Layout Guidelines**

There are no specific layout guidelines for the DMD as typically DMD is connected using a board to board connector to a flex cable. Flex cable provides the interface of data and Ctrl signals between the DLPC343x controller and the DLP4710 DMD. For detailed layout guidelines refer to the layout design files. Some layout guideline for the flex cable interface with DMD are:

- Match lengths for the LS\_WDATA and LS\_CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. Refer Figure 24.
- Minimum of two 220-nF decoupling capacitor close to VBIAS. Capacitor C3 and C10 in Figure 24.
- Minimum of two 220-nF decoupling capacitor close to VRST. Capacitor C1 and C9 in Figure 24.
- Minimum of two 220-nF decoupling capacitor close to VOFS. Capacitor C2 and C8 in Figure 24.
- Minimum of four 220-nF decoupling capacitor close to VDDI and VDD. Capacitor C4, C5, C6 and C7 in Figure 24.

### **10.2 Layout Example**





Figure 24. Power Supply Connections


DLP4710 ZHCSJ13 – NOVEMBER 2018 TEXAS INSTRUMENTS

www.ti.com.cn

### 11 器件和文档支持

- 11.1 器件支持
- 11.1.1 器件命名规则





### 11.1.2 器件标记

器件标记包括清晰可辨的字符串 GHJJJJK DLP4710AFQL。GHJJJJK 是批次跟踪代码。DLP4710AFQL 是器件标记。




图 26. DMD 标记位置

### 11.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速链接。

表 4. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持和社区
DLP4710	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DLPC3439	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DLPC3479	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DLPA3000	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DLPA3005	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在



# 社区资源(接下页)

www.ti.com.cn

e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 11.4 商标

Pico, IntelliBright, E2E are trademarks of Texas Instruments. DLP is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.5 静电放电警告

这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损 伤。

### 11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

### 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DLP4710AFQL	ACTIVE	CLGA	FQL	100	80	RoHS & Green	Call TI	N / A for Pkg Type			Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






INV11-2006a






Ī	DRAWN B. HASKETT	DATE 2/20/2014		Texas Instruments						
	B. HASKETT	2/20/2014	TITLE	Dallas Texas TITLE						
	DA/CE P. KONRAD	2/26/2014		ICD, MECHANICAL, DMD, .47 1080p SERIES 312						
	S. SUSI	2/25/2014		(FQL PACKAGE)						
- H-	M. DORAK	2/23/2014	SIZE D		DWGI		3652	REV E		
	APPROVED R. LONG	2/26/2014	SCALE 15:1 SHEET 1 OF 3							
		2					1		-	

В





### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司