











ADS112C04

ZHCSI06A - APRIL 2018 - REVISED OCTOBER 2018

# 具有 $I^2$ C 接口的 ADS112C04 16 位 4 通道 2kSPS Δ-Σ ADC

# 1 特性

- 电流消耗低至 315µA(典型值)
- 宽电源电压范围: 2.3V 至 5.5V
- 可编程增益: 1 至 128
- 可编程数据速率: 高达 2kSPS
- 16 位无噪声分辨率(20SPS 时)
- 采用单周期稳定数字滤波器,在 20SPS 时实现同步 50Hz 和 60Hz 抑制
- 两个差分输入或四个单端输入
- 双匹配可编程电流源:
  - 10μA 至 1.5mA
- 集成 2.048V 基准电压:漂移 5ppm/°C(典型值)
- 集成 2% 精准振荡器
- 集成温度传感器: 精度 0.5℃ (典型值)
- 与 I<sup>2</sup>C 兼容的接口
- 支持的 I<sup>2</sup>C 总线速度模式: 标准模式、快速模式、超快速模式
- 16 引脚可配置 I<sup>2</sup>C 地址
- 封装: 3.0mm x 3.0mm x 0.75mm WQFN

### 2 应用

- 现场发送器: 温度、压力、应变、流量
- 可编程逻辑控制器 (PLC) 和分布式控制系统 (DCS) 模拟输入模块
- 温度控制器
- 热量计
- 患者监护系统: 体温、血压

## 3 说明

ADS112C04 是一款 16 位精密模数转换器 (ADC),集成了多种特性,能够降低系统成本并减少小型传感器信号测量应用中的组件数量。该器件具有通过灵活的输入多路复用器 (MUX) 实现的两个差分输入或四个单端输入、一个低噪声可编程增益放大器 (PGA)、两个可编程激励电流源、一个电压基准、一个振荡器以及一个精密温度传感器。

此器件能够以高达 2000 次/秒 (SPS) 采样数据速率执行转换,并且能够在单周期内稳定。针对噪声环境中的工业应用,当采样频率为 20SPS 时,数字滤波器可同时提供 50Hz 和 60Hz 抑制。内部 PGA 提供高达 128的增益。此 PGA 使得 ADS112C04 非常适合可测量小传感器信号的 应用,例如电阻式温度检测器 (RTD)、热电偶、热敏电阻和阻性桥式传感器。

ADS112C04 具有 一个与  $I^2C$  兼容的 2 线接口,支持 高达 1Mbps 的  $I^2C$  总线速度。可通过两个地址引脚为 器件选择 16 个不同的  $I^2C$  地址。


ADS112C04 采用无引线的 16 引脚 WQFN 或 16 引脚 TSSOP 封装,额定工作温度范围为 –40°C 至 +125°C。

## 器件信息(1)

器件编号	封装	封装尺寸 (标称值)
ADS112C04	WQFN (16)	3.00mm × 3.00mm
ADS112C04	TSSOP (16)	5.00mm × 4.40mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

## K 型热电偶测量



2

5

Parameter Measurement Information ...... 18

7.1 Noise Performance ...... 18

Detailed Description ...... 21

8.2 Functional Block Diagram ...... 21

8.4 Device Functional Modes.......32



	目录		
特性1		8.5 Programming	
应用1		8.6 Register Map	41
说明1	9	Application and Implementation	46
修订历史记录		9.1 Application Information	46
Pin Configuration and Functions3		9.2 Typical Applications	51
Specifications4	40	Power Supply Recommendations	61
6.1 Absolute Maximum Ratings 4		10.1 Power-Supply Sequencing	61
6.2 ESD Ratings		10.2 Power-Supply Decoupling	61
6.3 Recommended Operating Conditions	44	Layout	62
6.4 Thermal Information5		11.1 Layout Guidelines	62
6.5 Electrical Characteristics		11.2 Layout Example	
6.6 I <sup>2</sup> C Timing Requirements	12	器件和文档支持	64
6.7 I <sup>2</sup> C Switching Characteristics		12.1 器件支持	64
6.8 Typical Characteristics		12.2 文档支持	64


# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

С	hanges from Original (April 2018) to Revision A	Page
•	Changed Internal Voltage Reference, Accuracy parameter: added TSSOP package to test conditions of first row and added second row for the WQFN package	6
•	已添加 TSSOP package to conditions of Internal Reference Voltage Histogram figure	14
•	已更改 Digital Supply Current vs Temperature figure	17
•	已刪除 last sentence from first paragraph of Pseudo Code Example section	50



# 5 Pin Configuration and Functions



## **Pin Functions**

	PIN			
-		ANALOG OR DIGITAL		
NAME	RTE	PW	INPUT/OUTPUT	DESCRIPTION <sup>(1)</sup>
A0	15	1	Digital input	I <sup>2</sup> C slave address select pin 0. See the FC Address section for details.
A1	16	2	Digital input	I <sup>2</sup> C slave address select pin 1. See the FC Address section for details.
AIN0	9	11	Analog input	Analog input 0
AIN1	8	10	Analog input	Analog input 1
AIN2	5	7	Analog input	Analog input 2
AIN3	4	6	Analog input	Analog input 3
AVDD	10	12	Analog supply	Positive analog power supply. Connect a 100-nF (or larger) capacitor to AVSS.
AVSS	3	5	Analog supply	Negative analog power supply
DGND	2	4	Digital supply	Digital ground
DRDY	12	14	Digital output	Data ready, active low. Connect to DVDD using a pullup resistor.
DVDD	11	13	Digital supply	Positive digital power supply. Connect a 100-nF (or larger) capacitor to DGND.
REFN	6	8	Analog input	Negative reference input
REFP	7	9	Analog input	Positive reference input
RESET	1	3	Digital input	Reset, active low
SCL	14	16	Digital input	Serial clock input. Connect to DVDD using a pullup resistor.
SDA	13	15	Digital input/output	Serial data input and output. Connect to DVDD using a pullup resistor.
Thermal pad	Pad	_	_	Thermal power pad. Connect to AVSS.

<sup>(1)</sup> See the *Unused Inputs and Outputs* section for details on how to connect unused pins.



# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
	AVDD to AVSS	-0.3	7	
Power-supply voltage	DVDD to DGND	-0.3	7	V
	AVSS to DGND	-2.8	0.3	
Analog input voltage	AIN0, AIN1, AIN2, AIN3, REFP, REFN	AVSS - 0.3	AVDD + 0.3	V
Digital input voltage	SCL, SDA, A0, A1, DRDY, RESET	DGND - 0.3	7	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Tomporatura	Junction, T <sub>J</sub>		150	°C
Temperature	Storage, T <sub>stg</sub>	-60	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER S	SUPPLY					
	Hainalan analan nasura assalu.	AVDD to AVSS	2.3		5.5	V
	Unipolar analog power supply	AVSS to DGND	-0.1	0	0.1	V
	District and the second	AVDD to DGND	2.3	2.5	2.75	V
	Bipolar analog power supply	AVSS to DGND	-2.75	-2.5	-2.3	V
	Digital power supply	DVDD to DGND	2.3		5.5	V
ANALOG	INPUTS <sup>(1)</sup>					
ANALOG  V <sub>(AINX)</sub> V <sub>IN</sub> VOLTAGI  V <sub>(REFN)</sub> V <sub>(REFP)</sub> DIGITAL		PGA disabled, gain = 1 to 4	AVSS - 0.1		AVDD + 0.1	
V	Absolute input voltage (2)	PGA enabled, gain = 1 to 4	AVSS + 0.2		AVDD - 0.2	V
V <sub>(AINx)</sub> V <sub>IN</sub> VOLTAGE V <sub>REF</sub> V <sub>(REFN)</sub>		PGA enabled, gain = 8 to 128	AVSS + 0.2 +  V <sub>INMAX</sub>  ·(Gain - 4) / 8		AVDD - 0.2 -  V <sub>INMAX</sub>  ·(Gain - 4) / 8	v
V <sub>IN</sub>	Differential input voltage	$V_{IN} = V_{AINP} - V_{AINN}^{(3)}$	–V <sub>REF</sub> / Gain		V <sub>REF</sub> / Gain	V
VOLTAG	E REFERENCE INPUTS					
V <sub>REF</sub>	Differential reference input voltage	$V_{REF} = V_{(REFP)} - V_{(REFN)}$	0.75	2.5	AVDD - AVSS	V
V <sub>(REFN)</sub>	Absolute negative reference voltage		AVSS - 0.1		V <sub>(REFP)</sub> – 0.75	V
V <sub>(REFP)</sub>	Absolute positive reference voltage		V <sub>(REFN)</sub> + 0.75		AVDD + 0.1	V
DIGITAL	INPUTS	•				
		SCL, SDA, A0, A1, <del>DRDY</del> , 2.3 V ≤ DVDD < 3.0 V	DGND		DVDD + 0.5	
	Input voltage	SCL, SDA, A0, A1, <del>DRDY</del> , 3.0 V ≤ DVDD ≤ 5.5 V	DGND		5.5	V
		RESET	DGND		DVDD	
TEMPER	ATURE RANGE	•			1	
T <sub>A</sub>	Operating ambient temperature		-40		125	°C

<sup>(1)</sup> AIN<sub>P</sub> and AIN<sub>N</sub> denote the positive and negative inputs of the PGA. AINx denotes one of the four available analog inputs. PGA disabled means the low-noise PGA is powered down and bypassed. Gains of 1, 2, and 4 are still possible in this case. See the Low-Noise Programmable Gain Stage section for more information.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>2)</sup> V<sub>INMAX</sub> denotes the maximum differential input voltage, V<sub>IN</sub>, that is expected in the application. |V<sub>INMAX</sub>| can be smaller than V<sub>REF</sub> / Gain.

<sup>(3)</sup> Excluding the effects of offset and gain error.



## 6.4 Thermal Information

		ADS1		
THERMAL METRIC <sup>(1)</sup>		WQFN (RTE)	TSSOP (PW)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	57.7	90.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.0	31.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.9	41.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	19.8	41.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	11.8	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

minimum and maximum specifications apply from  $T_A = -40^{\circ}C$  to +125°C; typical specifications are at  $T_A = 25^{\circ}C$ ; all specifications are at AVDD = 2.3 V to 5.5 V, AVSS = 0 V, DVDD = 3.3 V, PGA enabled, all data rates, and internal reference enabled (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANAL	OG INPUTS					
		PGA disabled, gain = 1 to 4, normal mode, V <sub>IN</sub> = 0 V		±5		
	Absolute input current	PGA disabled, gain = 1 to 4, turbo mode, V <sub>IN</sub> = 0 V				nA
		Gain = 1 to 128, V <sub>IN</sub> = 0 V		±1	00, 1000 200, 2000 15 0.6 0.05%	
	Absolute input ourrent drift	PGA disabled, gain = 1 to 4, V <sub>IN</sub> = 0 V		10	5	
	Absolute input current drift	Gain = 1 to 128, V <sub>IN</sub> = 0 V		5		
		PGA disabled, gain = 1 to 4, normal mode, $V_{CM} = AVDD / 2, -V_{REF} / Gain \le V_{IN} \le V_{REF} / Gain$		±5		
	Differential input current	PGA disabled, gain = 1 to 4, turbo mode, $V_{CM} = AVDD / 2, -V_{REF} / Gain \le V_{IN} \le V_{REF} / Gain$		±10		nA
		Gain = 1 to 128, $V_{CM} = AVDD / 2, -V_{REF} / Gain \le V_{IN} \le V_{REF} / Gain$		±1	±1	
	Differential input ourrent drift	PGA disabled, gain = 1 to 4, $V_{CM} = AVDD / 2, -V_{REF} / Gain \le V_{IN} \le V_{REF} / Gain$		10		n A /9C
	Differential input current drift	Gain = 1 to 128, $V_{CM} = AVDD / 2, -V_{REF} / Gain \le V_{IN} \le V_{REF} / Gain$		2		pA/°C
SYSTI	EM PERFORMANCE					
	Resolution (no missing codes)		16			Bits
DR	Data rate	Normal mode	20, 45, 90	0, 175, 330, 600, 10	1000	SPS
DK	Data rate	Turbo mode	40, 90, 180	0, 350, 660, 1200, 2	2000	373
	Noise (input-referred) <sup>(1)</sup>	Normal mode, gain = 128, DR = 20 SPS		490		$nV_{RMS}$
INL	Integral nonlinearity	AVDD = 3.3 V, gain = 1 to 128, $V_{CM}$ = AVDD / 2, external $V_{REF}$ , normal mode, best fit	-15	±6	15	$ppm_{FSR}$
		PGA disabled, gain = 1 to 4, differential inputs		±4		
$V_{\text{IO}}$	Input offset voltage	Gain = 1, differential inputs, T <sub>A</sub> = 25°C	-150	±5	150	μV
		Gain = 2 to 128, differential inputs		±4		
	Official drift we terrane return	PGA disabled, gain = 1 to 4		0.02		μV/°C
	Offset drift vs temperature	Gain = 1 to 128		0.1	0.6	μν/٠
		PGA disabled, gain = 1 to 4		±0.01%		
	Gain error <sup>(2)</sup>	Gain = 1 to 32, T <sub>A</sub> = 25°C	-0.05%	±0.01%	0.05%	
		Gain = 64 to 128, T <sub>A</sub> = 25°C	-0.1%	±0.015%	0.1%	
,		PGA disabled, gain = 1 to 4		0.5		
	Gain drift vs temperature <sup>(2)</sup>	Gain = 1 to 32		0.5	2	ppm/°C
		Gain = 64 to 128		1	000 15 150 0.6 0.05% 0.1%	

<sup>(1)</sup> See the Noise Performance section for more information.

<sup>(2)</sup> Excluding error of voltage reference.



# **Electrical Characteristics (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}C$  to +125°C; typical specifications are at  $T_A = 25^{\circ}C$ ; all specifications are at AVDD = 2.3 V to 5.5 V, AVSS = 0 V, DVDD = 3.3 V, PGA enabled, all data rates, and internal reference enabled (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYSTEM	// PERFORMANCE (continued)					
		50 Hz ±1 Hz, DR = 20 SPS	78	88		i.
NMRR	Normal-mode rejection ratio	60 Hz ±1 Hz, DR = 20 SPS	80	88		dB
		At dc, gain = 1, AVDD = 3.3 V	90	105		
CMRR	Common-mode rejection ratio	f <sub>CM</sub> = 50 Hz or 60 Hz, DR = 20 SPS, AVDD = 3.3 V	105	115		dB
		f <sub>CM</sub> = 50 Hz or 60 Hz, DR = 2 kSPS, AVDD = 3.3 V	95	110		
DODD	B 1 1 1 1 1 1	AVDD at dc, V <sub>CM</sub> = AVDD / 2	85	105		ID.
PSRR	Power-supply rejection ratio	DVDD at dc, V <sub>CM</sub> = AVDD / 2	95	115		dB
INTERN	AL VOLTAGE REFERENCE					
$V_{REF}$	Reference voltage			2.048		V
		T <sub>A</sub> = 25°C, TSSOP package	-0.15%	±0.01%	0.15%	
	Accuracy	T <sub>A</sub> = 25°C, WQFN package	-0.25%	±0.04%	0.25%	
	Temperature drift			5	30	ppm/°C
	Long-term drift	1000 hours		110		ppm
VOLTAG	SE REFERENCE INPUTS	1			•	
	Reference input current	REFP = V <sub>REF</sub> , REFN = AVSS, AVDD = 3.3 V		±10		nA
INTERN	AL OSCILLATOR	-				
	Frequency	Normal mode		1.024		
f <sub>CLK</sub>		Turbo mode		2.048		MHz
		Normal mode	-2%	±1%	2%	
	Accuracy	Turbo mode	-4%	±2%	4%	
EXCITA:	TION CURRENT SOURCES (ID	ACs) (AVDD = 3.3 V to 5.5 V)				
	Current settings		10, 50, 1	00, 250, 500, 1000,	1500	μΑ
	Compliance voltage	All IDAC settings			AVDD - 0.9	V
	Accuracy (each IDAC)	IDAC = 50 μA to 1.5 mA	-6%	±1%	6%	
	Current matching between IDACs	IDAC = 50 μA to 1.5 mA, T <sub>A</sub> = 25°C		0.3%	2%	
	Temperature drift (each IDAC)	IDAC = 50 μA to 1.5 mA		50		ppm/°C
	Temperature drift matching between IDACs	IDAC = 50 μA to 1.5 mA		8	40	ppm/°C
BURN-C	OUT CURRENT SOURCES (BOO	CS)				
	Magnitude	Sink and source		10		μΑ
	Accuracy			±5%		
TEMPER	RATURE SENSOR					
	Conversion resolution			14		Bits
	Temperature resolution			0.03125		°C
		$T_A = 0$ °C to +85°C	-1	±0.25	1	20
	Accuracy	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-1.5	±0.5	1.5	°C
	Accuracy vs analog supply voltage			0.0625	0.25	°C/V



# **Electrical Characteristics (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}C$  to +125°C; typical specifications are at  $T_A = 25^{\circ}C$ ; all specifications are at AVDD = 2.3 V to 5.5 V, AVSS = 0 V, DVDD = 3.3 V, PGA enabled, all data rates, and internal reference enabled (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITA	L INPUTS/OUTPUTS					
V <sub>IL</sub>	Logic input level, low		DGND		0.3 DVDD	V
		2.3 V ≤ DVDD < 3.0 V, SCL, SDA, A0, A1, DRDY	0.7 DVDD		DVDD + 0.5	
V <sub>IH</sub>	Logic input level, high	3.0 V ≤ DVDD ≤ 5.5 V, SCL, SDA, A0, A1, DRDY	0.7 DVDD		5.5	V
		RESET	0.7 DVDD		DVDD	
V <sub>hys</sub>	Hysteresis of Schmitt-trigger inputs	Fast-mode, fast-mode plus	0.05 DVDD			V
$V_{OL}$	Logic output level, low	I <sub>OL</sub> = 3 mA	DGND	0.15	0.4	V
		V <sub>OL</sub> = 0.4 V, standard-mode, fast-mode	3			
$I_{OL}$	Low-level output current	V <sub>OL</sub> = 0.4 V, fast-mode plus	20			mA
		V <sub>OL</sub> = 0.6 V, fast-mode	6			
l <sub>i</sub>	Input current	DGND + $0.1 \text{ V} < \text{V}_{\text{Digital Input}} < \text{DVDD} - 0.1 \text{ V}$	-10		10	μΑ
Ci	Capacitance	Each pin			10	pF
ANALO	G SUPPLY CURRENT (AVDD :	= 3.3 V, V <sub>IN</sub> = 0 V, IDACs Turned Off)				
		Power-down mode		0.1	3	
		Normal mode, PGA disabled, gain = 1 to 4		250		
		Normal mode, gain = 1 to 16		360	510	
		Normal mode, gain = 32		455		
I <sub>AVDD</sub>	Analog supply current	Normal mode, gain = 64, 128		550		μΑ
		Turbo mode, PGA disabled, gain = 1 to 4		370		
		Turbo mode, gain = 1 to 16		580		
		Turbo mode, gain = 32		765		
		Turbo mode, gain = 64, 128		955	5.5 DVDD 0.4 10 10	
ADDITI	ONAL ANALOG SUPPLY CURI	RENTS PER FUNCTION (AVDD = 3.3 V)				
	A	External reference selected		60		
I <sub>AVDD</sub>	Analog supply current	IDAC overhead (excludes the actual IDAC current)		195		μA
DIGITA	L SUPPLY CURRENT (DVDD =	3.3 V, All Data Rates, I <sup>2</sup> C Not Active)				
		Power-down mode		0.3	5	
I <sub>DVDD</sub>	Digital supply current	Normal mode		65	100	μΑ
		Turbo mode		100		
POWER	DISSIPATION (AVDD = DVDD	D = 3.3 V, All Data Rates, V <sub>IN</sub> = 0 V, I <sup>2</sup> C Not Active)				
	,	Normal mode, gain = 1 to 16		1.4		
$P_D$	Power dissipation	Turbo mode, gain = 1 to 16		2.2		mW



# 6.6 I<sup>2</sup>C Timing Requirements

over operating ambient temperature range and DVDD = 2.3 V to 5.5 V, bus capacitance = 10 pF to 400 pF, and pullup resistor = 1 k $\Omega$  (unless otherwise noted)

			MIN	MAX	UNIT
STANDA	RD-MODE				
f <sub>SCL</sub>	SCL clock frequency		0	100	kHz
t <sub>HD;STA</sub>	Hold time, (repeated) START condition. After this period, the first clock pulse is generated.		4		μs
t <sub>LOW</sub>	Pulse duration, SCL low		4.7		μs
t <sub>HIGH</sub>	Pulse duration, SCL high		4.0		μs
t <sub>SU;STA</sub>	Setup time, repeated START condition		4.7		μs
t <sub>HD;DAT</sub>	Hold time, data		0		μs
t <sub>SU;DAT</sub>	Setup time, data		250		ns
t <sub>r</sub>	Rise time, SCL, SDA			1000	ns
t <sub>f</sub>	Fall time, SCL, SDA			250	ns
t <sub>SU;STO</sub>	Setup time, STOP condition		4.0		μs
t <sub>BUF</sub>	Bus free time, between STOP and START condition		4.7		μs
t <sub>VD;DAT</sub>	Valid time, data			3.45	μs
t <sub>VD;ACK</sub>	Valid time, acknowledge			3.45	μs
FAST-MO	DDE				
f <sub>SCL</sub>	SCL clock frequency		0	400	kHz
t <sub>HD;STA</sub>	Hold time, (repeated) START condition. After this period, the first clock pulse is generated.		0.6		μs
t <sub>LOW</sub>	Pulse duration, SCL low		1.3		μs
t <sub>HIGH</sub>	Pulse duration, SCL high		0.6		μs
t <sub>SU;STA</sub>	Setup time, repeated START condition		0.6		μs
t <sub>HD;DAT</sub>	Hold time, data		0		μs
t <sub>SU;DAT</sub>	Setup time, data		100		ns
t <sub>r</sub>	Rise time, SCL, SDA		20	300	ns
t <sub>f</sub>	Fall time, SCL, SDA		20 · (DVDD / 5.5 V)	250	ns
t <sub>SU;STO</sub>	Setup time, STOP condition		0.6		μs
t <sub>BUF</sub>	Bus free time, between STOP and START condition		1.3		μs
t <sub>VD;DAT</sub>	Valid time, data			0.9	μs
t <sub>VD;ACK</sub>	Valid time, acknowledge			0.9	μs
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the inp	ut filter	0	50	ns
FAST-MO	DDE PLUS				
f <sub>SCL</sub>	SCL clock frequency		0	1000	kHz
t <sub>HD;STA</sub>	Hold time, (repeated) START condition. After this period, the first clock pulse is generated.		0.26		μs
t <sub>LOW</sub>	Pulse duration, SCL low		0.5		μs
t <sub>HIGH</sub>	Pulse duration, SCL high		0.26		μs
t <sub>SU;STA</sub>	Setup time, repeated START condition		0.26		μs
t <sub>HD;DAT</sub>	Hold time, data		0		μs
t <sub>SU;DAT</sub>	Setup time, data		50		ns
t <sub>r</sub>	Rise time, SCL, SDA			120	ns
t <sub>f</sub>	Fall time, SCL, SDA	Pullup resistor = 350 $\Omega$	20 · (DVDD / 5.5 V)	120	ns
t <sub>SU;STO</sub>	Setup time, STOP condition		0.26		μs
t <sub>BUF</sub>	Bus free time, between STOP and START condition		0.5		μs
t <sub>VD;DAT</sub>	Valid time, data			0.45	μs
t <sub>VD;ACK</sub>	Valid time, acknowledge			0.45	μs
t <sub>SP</sub>	Pulse duration of spikes that must be suppressed by the	input filter	0	50	ns



# I<sup>2</sup>C Timing Requirements (continued)

over operating ambient temperature range and DVDD = 2.3 V to 5.5 V, bus capacitance = 10 pF to 400 pF, and pullup resistor = 1 k $\Omega$  (unless otherwise noted)

	1 122 (4111000 01110111100 110104)						
			MIN	MAX	UNIT		
RESET PII	RESET PIN						
t <sub>w(RSL)</sub>	Pulse duration, RESET low	250		ns			
t <sub>d(RSSTA)</sub>	Delay time, START condition after RESET rising edge <sup>(1)</sup>		100		ns		
DRDY PIN							
t <sub>d(DRSTA)</sub>	Delay time, START condition after DRDY falling edge	0		ns			
TIMEOUT							
	-: .(2)	Normal mode		14000			
Timeout <sup>(2)</sup>	Turbo mode		28000	t <sub>MOD</sub>			

<sup>(1)</sup> No delay time is required when using the RESET command as long as all I<sup>2</sup>C timing requirements for the (repeated) START and STOP conditions are met.

# 6.7 I<sup>2</sup>C Switching Characteristics

over operating ambient temperature range, DVDD = 2.3 V to 5.5 V, bus capacitance = 10 pF to 400 pF, and pullup resistor =  $1 \text{ k}\Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>w(DRH)</sub>	Pulse duration, DRDY high (1)		2			$t_{MOD}$
$t_{p(RDDR)}$	Propagation delay time, RDATA command latched to DRDY rising edge			2		$t_{MOD}$

(1)  $t_{MOD} = 1 / f_{MOD}$ . Modulator frequency  $t_{MOD} = 256$  kHz (normal mode) and 512 kHz (turbo mode).




图 1. I<sup>2</sup>C Timing Requirements

<sup>(2)</sup> See the *Timeout* section for more information. t<sub>MOD</sub> = 1 / f<sub>MOD</sub>. Modulator frequency f<sub>MOD</sub> = 256 kHz (normal mode) and 512 kHz (turbo mode).






图 2. RESET Pin Timing Requirements





图 3. DRDY Pin Timing Requirements and Switching Characteristics



# 6.8 Typical Characteristics

at  $T_A = 25$ °C, AVDD = 3.3 V, and AVSS = 0 V using internal  $V_{REF} = 2.048$  V (unless otherwise noted)



# TEXAS INSTRUMENTS

# Typical Characteristics (接下页)

at  $T_A = 25$ °C, AVDD = 3.3 V, and AVSS = 0 V using internal  $V_{REF} = 2.048$  V (unless otherwise noted)





图 14. Offset Voltage Histogram

图 15. Input Offset Voltage vs Temperature



# Typical Characteristics (接下页)


at  $T_A = 25$ °C, AVDD = 3.3 V, and AVSS = 0 V using internal  $V_{REF} = 2.048$  V (unless otherwise noted)



# TEXAS INSTRUMENTS

# Typical Characteristics (接下页)


at  $T_A = 25$ °C, AVDD = 3.3 V, and AVSS = 0 V using internal  $V_{REF} = 2.048$  V (unless otherwise noted)





# Typical Characteristics (接下页)


at  $T_A = 25$ °C, AVDD = 3.3 V, and AVSS = 0 V using internal  $V_{REF} = 2.048$  V (unless otherwise noted)



# TEXAS INSTRUMENTS

# Typical Characteristics (接下页)


at  $T_A = 25$ °C, AVDD = 3.3 V, and AVSS = 0 V using internal  $V_{REF} = 2.048$  V (unless otherwise noted)






# Typical Characteristics (接下页)

at  $T_A = 25$ °C, AVDD = 3.3 V, and AVSS = 0 V using internal  $V_{REF} = 2.048$  V (unless otherwise noted)







## 7 Parameter Measurement Information

#### 7.1 Noise Performance

Delta-sigma  $(\Delta\Sigma)$  analog-to-digital converters (ADCs) are based on the principle of oversampling. The input signal of a  $\Delta\Sigma$  ADC is sampled at a high frequency (modulator frequency) and subsequently filtered and decimated in the digital domain to yield a conversion result at the respective output data rate. The ratio between modulator frequency and output data rate is called *oversampling ratio* (OSR). By increasing the OSR, and thus reducing the output data rate, the noise performance of the ADC can be optimized. In other words, the input-referred noise drops when reducing the output data rate because more samples of the internal modulator are averaged to yield one conversion result. Increasing the gain also reduces the input-referred noise, which is particularly useful when measuring low-level signals.

表 1 to 表 8 summarize the device noise performance. Data are representative of typical noise performance at  $T_A$  = 25°C using the internal 2.048-V reference. Data shown are the result of averaging readings from a single device over a time period of approximately 0.75 seconds and are measured with the inputs internally shorted together. 表 1, 表 3, 表 5, and 表 7 list the input-referred noise in units of  $\mu V_{RMS}$  for the conditions shown. Values in  $\mu V_{PP}$  are shown in parenthesis. 表 2, 表 4, 表 6, and 表 8 list the corresponding data in effective resolution calculated from  $\mu V_{RMS}$  values using 公式 1. Noise-free resolution calculated from peak-to-peak noise values using 公式 2 are shown in parenthesis.

The input-referred noise (表 1, 表 3, 表 5, and 表 7) only changes marginally when using an external low-noise reference, such as the REF5020. Use 公式 1 and 公式 2 to calculate effective resolution numbers and noise-free resolution when using a reference voltage other than 2.048 V:

Effective Resolution = 
$$\ln \left[ 2 \cdot V_{REF} / \left( Gain \cdot V_{RMS-Noise} \right) \right] / \ln(2)$$
 (1)

Noise-Free Resolution = 
$$\ln \left[ 2 \cdot V_{RFF} / (Gain \cdot V_{PP-Noise}) \right] / \ln(2)$$
 (2)

表 1. Noise in  $\mu V_{RMS}$  ( $\mu V_{PP}$ ) at AVDD = 3.3 V, AVSS = 0 V, Normal Mode, PGA Enabled, and Internal  $V_{REF}$  = 2.048 V

DATA	GAIN (PGA Enabled)							
RATE (SPS)	1	2	4	8	16	32	64	128
20	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (1.95)	0.98 (0.98)	0.49 (0.49)
45	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (1.95)	0.98 (0.98)	0.49 (0.57)
90	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (2.06)	0.98 (1.20)	0.49 (0.91)
175	62.50 (63.79)	31.25 (37.30)	15.63 (17.00)	7.81 (9.81)	3.91 (5.27)	1.95 (3.32)	0.98 (1.93)	0.49 (1.49)
330	62.50 (107.88)	31.25 (48.95)	15.63 (28.25)	7.81 (14.47)	3.91 (8.06)	1.95 (4.64)	0.98 (2.93)	0.49 (1.91)
600	62.50 (153.77)	31.25 (76.01)	15.63 (38.94)	7.81 (22.30)	3.91 (12.07)	1.95 (6.69)	0.98 (4.49)	0.51 (3.14)
1000	62.50 (228.90)	31.25 (108.90)	15.63 (58.24)	7.81 (31.55)	3.91 (17.41)	1.95 (10.23)	1.04 (6.21)	0.73 (4.69)

# 表 2. Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise) at AVDD = 3.3 V, AVSS = 0 V, Normal Mode, PGA Enabled, and Internal $\text{V}_{\text{REF}}$ = 2.048 V

DATA	GAIN (PGA Enabled)								
RATE (SPS)	1	2	4	8	16	32	64	128	
20	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	
45	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.78)	
90	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.92)	16 (15.70)	16 (15.10)	
175	16 (15.97)	16 (15.74)	16 (15.88)	16 (15.48)	16 (15.57)	16 (15.23)	16 (15.02)	16 (14.39)	
330	16 (15.21)	16 (15.35)	16 (15.12)	16 (15.15)	16 (14.96)	16 (14.75)	16 (14.41)	16 (14.03)	
600	16 (14.70)	16 (14.72)	16 (14.68)	16 (14.70)	16 (14.37)	16 (14.22)	16 (13.80)	15.83 (13.32)	
1000	16 (14.13)	16 (14.20)	16 (14.10)	16 (13.99)	16 (13.99)	16 (13.61)	15.91 (13.33)	15.49 (12.74)	



# 表 3. Noise in $\mu V_{RMS}$ ( $\mu V_{PP}$ ) at AVDD = 3.3 V, AVSS = 0 V, Normal Mode, PGA Disabled, and Internal $V_{REF}$ = 2.048 V

DATA RATE	GAIN (PGA Disabled)					
(SPS)	1	2	4			
20	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)			
45	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)			
90	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)			
175	62.50 (65.71)	31.25 (35.00)	15.63 (16.83)			
330	62.50 (106.06)	31.25 (52.59)	15.63 (26.30)			
600	62.50 (150.81)	31.25 (79.15)	15.63 (36.87)			
1000	62.50 (221.61)	31.25 (111.61)	15.63 (55.07)			

# 表 4. Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise) at AVDD = 3.3 V, AVSS = 0 V, Normal Mode, PGA Disabled, and Internal $V_{REF}$ = 2.048 V

DATA RATE	GAIN (PGA Disabled)					
(SPS)	1	2	4			
20	16 (16)	16 (16)	16 (16)			
45	16 (16)	16 (16)	16 (16)			
90	16 (16)	16 (16)	16 (16)			
175	16 (15.93)	16 (15.84)	16 (15.89)			
330	16 (15.24)	16 (15.25)	16 (15.25)			
600	16 (14.73)	16 (14.66)	16 (14.76)			
1000	16 (14.17)	16 (14.16)	16 (14.18)			

# 表 5. Noise in $\mu V_{RMS}$ ( $\mu V_{PP}$ ) at AVDD = 3.3 V, AVSS = 0 V, Turbo Mode, PGA Enabled, and Internal $V_{REF}$ = 2.048 V

DATA	GAIN (PGA Enabled)							
RATE (SPS)	1	2	4	8	16	32	64	128
40	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (1.95)	0.98 (0.98)	0.49 (0.51)
90	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (1.95)	0.98 (0.98)	0.49 (0.76)
180	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (4.11)	1.95 (2.49)	0.98 (1.51)	0.49 (1.05)
350	62.50 (71.04)	31.25 (37.00)	15.63 (19.17)	7.81 (10.76)	3.91 (5.91)	1.95 (3.54)	0.98 (2.13)	0.49 (1.64)
660	62.50 (105.64)	31.25 (54.97)	15.63 (27.74)	7.81 (16.98)	3.91 (8.45)	1.95 (5.07)	0.98 (3.32)	0.49 (2.38)
1200	62.50 (153.74)	31.25 (78.75)	15.63 (39.68)	7.81 (23.84)	3.91 (13.19)	1.95 (7.46)	0.98 (5.17)	0.58 (3.50)
2000	62.50 (226.39)	31.25 (112.98)	15.63 (59.37)	7.81 (32.97)	3.91 (18.73)	1.95 (11.12)	1.12 (7.06)	0.83 (5.41)

# 表 6. Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise) at AVDD = 3.3 V, AVSS = 0 V, Turbo Mode, PGA Enabled, and Internal $\text{V}_{\text{REF}}$ = 2.048 V

DATA	GAIN (PGA Enabled)								
RATE (SPS)	1	2	4	8	16	32	64	128	
40	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.94)	
90	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.36)	
180	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.93)	16 (15.65)	16 (15.37)	16 (14.90)	
350	16 (15.82)	16 (15.76)	16 (15.71)	16 (15.55)	16 (15.40)	16 (15.14)	16 (14.87)	16 (14.25)	
660	16 (15.24)	16 (15.19)	16 (15.17)	16 (14.88)	16 (14.89)	16 (14.62)	16 (14.23)	16 (13.71)	
1200	16 (14.70)	16 (14.67)	16 (14.66)	16 (14.39)	16 (14.24)	16 (14.07)	16 (13.60)	15.75 (13.16)	
2000	16 (14.14)	16 (14.15)	16 (14.07)	16 (13.92)	16 (13.74)	16 (13.49)	15.80 (13.15)	15.23 (12.53)	



# 表 7. Noise in $\mu V_{RMS} \, (\mu V_{PP})$ at AVDD = 3.3 V, AVSS = 0 V, Turbo Mode, PGA Disabled, and Internal $V_{REF}$ = 2.048 V

DATA RATE	GAIN (PGA Disabled)					
(SPS)	1	2	4			
40	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)			
90	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)			
180	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)			
350	62.50 (72.79)	31.25 (33.34)	15.63 (18.31)			
660	62.50 (103.97)	31.25 (51.15)	15.63 (24.69)			
1200	62.50 (149.07)	31.25 (76.35)	15.63 (37.48)			
2000	62.50 (224.19)	31.25 (113.98)	15.63 (56.87)			

# 表 8. Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise) at AVDD = 3.3 V, AVSS = 0 V, Turbo Mode, PGA Disabled, and Internal $V_{REF}$ = 2.048 V

DATA RATE	GAIN (PGA Disabled)					
(SPS)	1	2	4			
40	16 (16)	16 (16)	16 (16)			
90	16 (16)	16 (16)	16 (16)			
180	16 (16)	16 (16)	16 (16)			
350	16 (15.78)	16 (15.91)	16 (15.77)			
660	16 (15.27)	16 (15.29)	16 (15.34)			
1200	16 (14.75)	16 (14.71)	16 (14.74)			
2000	16 (14.16)	16 (14.13)	16 (14.14)			



# 8 Detailed Description

#### 8.1 Overview


The ADS112C04 is a small, low-power, 16-bit,  $\Delta\Sigma$  ADC that offers many integrated features to reduce system cost and component count in applications measuring small sensor signals.

In addition to the  $\Delta\Sigma$  ADC core and single-cycle settling digital filter, the device offers a low-noise, high input impedance, programmable gain amplifier (PGA), an internal 2.048-V voltage reference, and a clock oscillator. The device also integrates a highly linear and accurate temperature sensor as well as two matched programmable current sources (IDACs) for sensor excitation. All of these features are intended to reduce the required external circuitry in typical sensor applications and improve overall system performance. The device is fully configured through four registers and controlled by six commands through an I<sup>2</sup>C-compatible interface. The *Functional Block Diagram* section shows the device functional block diagram.

The ADS112C04 ADC measures a differential signal,  $V_{IN}$ , which is the difference in voltage between nodes  $AIN_P$  and  $AIN_N$ . The converter core consists of a differential, switched-capacitor,  $\Delta\Sigma$  modulator followed by a digital filter. The digital filter receives a high-speed bitstream from the modulator and outputs a code proportional to the input voltage. This architecture results in a very strong attenuation of any common-mode signal.

The device has two available conversion modes: single-shot conversion and continuous conversion mode. In single-shot conversion mode, the ADC performs one conversion of the input signal upon request and stores the value in an internal data buffer. The device then enters a low-power state to save power. Single-shot conversion mode is intended to provide significant power savings in systems that require only periodic conversions, or when there are long idle periods between conversions. In continuous conversion mode, the ADC automatically begins a conversion of the input signal as soon as the previous conversion is completed. New data are available at the programmed data rate. Data can be read at any time without concern of data corruption and always reflect the most recently completed conversion.

## 8.2 Functional Block Diagram





### 8.3 Feature Description

### 8.3.1 Multiplexer




图 42. Analog Input Multiplexer

Electrostatic discharge (ESD) diodes to AVDD and AVSS protect the inputs. The absolute voltage on any input must stay within the range provided by 公式 3 to prevent the ESD diodes from turning on:

$$AVSS - 0.3 V < V_{(AINx)} < AVDD + 0.3 V$$
 (3)

If the voltages on the input pins have any potential to violate these conditions, external Schottky clamp diodes or series resistors may be required to limit the input current to safe values (see the *Absolute Maximum Ratings* table). Overdriving an unused input on the device can affect conversions taking place on other input pins.



## Feature Description (接下页)

### 8.3.2 Low-Noise Programmable Gain Stage

The device features programmable gains of 1, 2, 4, 8, 16, 32, 64, and 128. Three bits (GAIN[2:0]) in the configuration register are used to configure the gain. Gains are achieved in two stages. The first stage is a low-noise, low-drift, high input impedance, programmable gain amplifier (PGA). The second gain stage is implemented by a switched-capacitor circuit at the input to the  $\Delta\Sigma$  modulator.  $\frac{1}{5}$  9 shows how each gain is implemented.

X or Cam impromormation						
GAIN SETTING	PGA GAIN	SWITCHED-CAPACITOR GAIN				
1	1	1				
2	1	2				
4	1	4				
8	2	4				
16	4	4				
32	8	4				
64	16	4				
128	32	4				

表 9. Gain Implementation

The PGA consists of two chopper-stabilized amplifiers (A1 and A2) and a resistor feedback network that sets the PGA gain. The input is equipped with an electromagnetic interference (EMI) filter. 图 43 shows a simplified diagram of the PGA.




图 43. Simplified PGA Diagram

 $V_{IN}$  denotes the differential input voltage  $V_{IN} = V_{AINP} - V_{AINN}$ . Use  $\triangle \pm 4$  to calculate the gain of the PGA. Gain is changed inside the device using a variable resistor,  $R_G$ .

$$PGA Gain = 1 + 2 \cdot R_F / R_G$$
(4)

The switched-capacitor gain is changed using variable capacitors at the input to the  $\Delta\Sigma$  modulator. Gains 1, 2, and 4 are implemented by using only the switched-capacitor circuit, which allows these gains to be used even when the PGA is bypassed; see the *Bypassing the PGA* section for more information about bypassing the PGA.

公式 5 shows that the differential full-scale input voltage range (FSR) of the device is defined by the gain setting and the reference voltage used:

$$FSR = \pm V_{REF} / Gain$$
 (5)



表 10 shows the corresponding full-scale ranges when using the internal 2.048-V reference.

表 10. Full-Scale Range

GAIN SETTING	FSR
1	±2.048 V
2	±1.024 V
4	±0.512 V
8	±0.256 V
16	±0.128 V
32	±0.064 V
64	±0.032 V
128	±0.016 V

## 8.3.2.1 PGA Input Voltage Requirements

As with many amplifiers, the PGA has an absolute input voltage range requirement that cannot be exceeded. The maximum and minimum absolute input voltages are limited by the voltage swing capability of the PGA output. The specified minimum and maximum absolute input voltages ( $V_{AINP}$  and  $V_{AINN}$ ) depend on the PGA gain, the maximum differential input voltage ( $V_{INMAX}$ ), and the tolerance of the analog power-supply voltages (AVDD and AVSS). Because gain on the ADS112C04 is implemented by both the PGA and a switched-capacitor gain circuit, there are two formulas that define the absolute input voltages. Use  $\Delta \pm 6$  when the device gain is configured to less than or equal to 4. Use  $\Delta \pm 7$  when the device gain is greater than 4. Use the maximum differential input voltage expected in the application for  $V_{INMAX}$ .

$$AVSS + 0.2 V \le V_{AINP}, V_{AINN} \le AVDD - 0.2 V$$
 (6)

AVSS + 0.2 V + 
$$|V_{INMAX}| \cdot (Gain - 4) / 8 \le V_{AINP}, V_{AINN} \le AVDD - 0.2 V - |V_{INMAX}| \cdot (Gain - 4) / 8$$
 (7)




图 44. PGA Input/Output Voltage Relationship



## 8.3.2.2 Bypassing the PGA

At gains of 1, 2, and 4, the device can be configured to disable and bypass the low-noise PGA by setting the PGA\_BYPASS bit in the configuration register. Disabling the PGA lowers the overall power consumption and also removes the restrictions of  $\triangle \pm 6$  and  $\triangle \pm 7$  for the absolute input voltage range. The usable absolute input voltage range is (AVSS - 0.1 V  $\leq$  V<sub>AINP</sub>, V<sub>AINN</sub>  $\leq$  AVDD + 0.1 V) when the PGA is disabled.

In order to measure single-ended signals that are referenced to AVSS (AIN<sub>P</sub> =  $V_{IN}$ , AIN<sub>N</sub> = AVSS), the PGA must be bypassed. Configure the device for single-ended measurements by either connecting one of the analog inputs to AVSS externally or by using the internal AVSS connection of the multiplexer (MUX[3:0] settings 1000 through 1011). When configuring the internal multiplexer for settings where AIN<sub>N</sub> = AVSS (MUX[3:0] = 1000 through 1011), the PGA is automatically bypassed and disabled irrespective of the PGA\_BYPASS setting and gain is limited to 1, 2, and 4. In case gain is set to greater than 4, the device limits gain to 4.

When the PGA is disabled, the device uses a buffered switched-capacitor stage to obtain gains 1, 2, and 4. An internal buffer in front of the switched-capacitor stage ensures that the effect on the input loading resulting from the capacitor charging and discharging is minimal. See the *Electrical Characteristics* section for the typical values of absolute input currents (current flowing into or out of each input) and differential input currents (difference in absolute current between the positive and negative input) when the PGA is disabled.

For signal sources with high output impedance, external buffering may still be necessary. Active buffers can introduce noise as well as offset and gain errors. Consider all of these factors in high-accuracy applications.

#### 8.3.3 Voltage Reference

The device offers an integrated, low-drift, 2.048-V reference. For applications that require a different reference voltage value or a ratiometric measurement approach, the device offers a differential reference input pair (REFP and REFN). In addition, the analog supply (AVDD – AVSS) can be used as a reference.

The reference source is selected by two bits (VREF[1:0]) in the configuration register. By default, the internal reference is selected. The internal voltage reference requires less than 25 µs to fully settle after power-up, when coming out of power-down mode, or when switching from an external reference source to the internal reference.

The differential reference input allows freedom in the reference common-mode voltage. The reference inputs are internally buffered to increase input impedance. Therefore, additional reference buffers are usually not required when using an external reference. When used in ratiometric applications, the reference inputs do not load the external circuitry; however, the analog supply current increases when using an external reference because the reference buffers are enabled.

In most cases the conversion result is directly proportional to the stability of the reference source. Any noise and drift of the voltage reference is reflected in the conversion result.



### 8.3.4 Modulator and Internal Oscillator


A  $\Delta\Sigma$  modulator is used in the ADS112C04 to convert the analog input voltage into a pulse code modulated (PCM) data stream. The modulator runs at a modulator clock frequency of  $f_{MOD} = f_{CLK}$  / 4, where  $f_{CLK}$  is provided by the internal oscillator. The oscillator frequency, and therefore also the modulator frequency, depend on the selected operating mode.  $\frac{1}{2}$  1 shows the oscillator and modulator frequencies for the different operating modes.

表 11. Oscillator and Modulator Clock Frequencies for Different Operating Modes


OPERATING MODE	f <sub>CLK</sub>	f <sub>MOD</sub>
Normal mode	1.024 MHz	256 kHz
Turbo mode	2.048 MHz	512 kHz

## 8.3.5 Digital Filter

The device uses a linear-phase finite impulse response (FIR) digital filter that performs both filtering and decimation of the digital data stream coming from the modulator. The digital filter is automatically adjusted for the different data rates and always settles within a single cycle. The frequency responses of the digital filter are illustrated in 图 45 to 图 53 for different output data rates. The filter notches and output data rate scale proportionally with the clock frequency. The internal oscillator can vary over temperature as specified in the *Electrical Characteristics* table. The data rate or conversion time, respectively, and consequently also the filter notches vary proportionally.









#### 8.3.6 Conversion Times

表 12 shows the actual conversion times for each data rate setting. The values provided are in terms of t<sub>CLK</sub> cycles and in milliseconds.

Continuous conversion mode data rates are timed from one  $\overline{\text{DRDY}}$  falling edge to the next  $\overline{\text{DRDY}}$  falling edge. The first conversion starts 28.5  $\cdot$  t<sub>CLK</sub> (normal mode) or 105  $\cdot$  t<sub>CLK</sub> (turbo mode) after the START/SYNC command is latched.

Single-shot conversion mode data rates are timed from when the START/SYNC command is latched to the  $\overline{DRDY}$  falling edge and rounded to the next  $t_{CLK}$ .

Commands are latched on the eighth falling edge of SCL in the command byte.

表 12. Conversion Times

<b>X</b> 1= 00.000000000000000000000000000000000					
NOMINAL	2 -10	CONTINUOUS CONVERSION MODE(1)		SINGLE-SHOT CONVERSION MODE	
_	–3-dB BANDWIDTH (Hz)	ACTUAL CONVERSION TIME (t <sub>CLK</sub> ) <sup>(2)</sup>	ACTUAL CONVERSION TIME (ms)	ACTUAL CONVERSION TIME (t <sub>CLK</sub> ) <sup>(2)</sup>	ACTUAL CONVERSION TIME (ms)
NORMAL MODE					
20	13.1	51192	49.99	51213	50.01
45	20.0	22780	22.5	22805	22.27
90	39.6	11532	11.26	11557	11.29
175	77.8	5916	5.78	5941	5.80
330	150.1	3116	3.04	3141	3.07
600	279.0	1724	1.68	1749	1.71
1000	483.8	1036	1.01	1061	1.04
TURBO MODE					
40	17.1	51192	25.00	51217	25.01
90	39.9	22780	11.12	22809	11.14
180	79.2	11532	5.63	11561	5.65
350	155.6	5916	2.89	5945	2.90
660	300.3	3116	1.52	3145	1.54
1200	558.1	1724	0.84	1753	0.86
2000	967.6	1036	0.51	1065	0.52

<sup>(1)</sup> The first conversion starts 28.5 · t<sub>CLK</sub> (normal mode) or 105 · t<sub>CLK</sub> (turbo mode) after the START/SYNC command is latched. The times listed in this table do not include that time.

Although the conversion time at the 20-SPS setting is not exactly 1 / 20 Hz = 50 ms, this discrepancy does not affect the 50-Hz or 60-Hz rejection. The conversion time and filter notches vary by the amount specified in the *Electrical Characteristics* table for oscillator accuracy.

<sup>(2)</sup>  $t_{CLK} = 1 / f_{CLK}$ .  $f_{CLK} = 1.024$  MHz in normal mode and 2.048 MHz in turbo mode.



#### 8.3.7 Excitation Current Sources

The device provides two matched programmable excitation current sources (IDACs) for resistance temperature detector (RTD) applications. The output current of the current sources can be programmed to 10  $\mu$ A, 50  $\mu$ A, 100  $\mu$ A, 250  $\mu$ A, 500  $\mu$ A, 1000  $\mu$ A, or 1500  $\mu$ A using the respective bits (IDAC[2:0]) in the configuration register. Each current source can be connected to any of the analog inputs (AINx) as well as to the dedicated reference inputs (REFP and REFN). Both current sources can also be connected to the same pin. Routing of the IDACs is configured by bits (I1MUX[2:0], I2MUX[2:0]) in the configuration register. Care must be taken not to exceed the compliance voltage of the IDACs. In other words, limit the voltage on the pin where the IDAC is routed to  $\leq$  (AVDD - 0.9 V), otherwise the specified accuracy of the IDAC current is not met. For three-wire RTD applications, the matched current sources can be used to cancel errors caused by sensor lead resistance (see the 3-Wire RTD Measurement section for more details).

The IDACs require up to 200 µs to start up after the IDAC current is programmed to the respective value using the IDAC[2:0] bits. Set the IDAC current to the respective value using the IDAC[2:0] bits and then select the routing for each IDAC (I1MUX[2:0], I2MUX[2:0]) thereafter.

In single-shot conversion mode, the IDACs remain active between any two conversions if the IDAC[2:0] bits are set to a value other than 000. However, the IDACs are powered down whenever the POWERDOWN command is issued.

Keep in mind that the analog supply current increases when enabling the IDACs (that is, when the IDAC[2:0] bits are set to a value other than 000). The IDAC circuit needs this bias current to operate even when the IDACs are not routed to any pin (I1MUX[2:0] = I2MUX[2:0] = 000). In addition, the selected output current is drawn from the analog supply when I1MUX[2:0] or I2MUX[2:0] are set to a value other than 000.

#### 8.3.8 Sensor Detection

To help detect a possible sensor malfunction, the device provides internal 10- $\mu$ A, burn-out current sources. When enabled by setting the respective bit (BCS) in the configuration register, one current source provides current to the positive analog input (AIN<sub>P</sub>) currently selected and the other current source sinks current from the selected negative analog input (AIN<sub>N</sub>).

In case of an open circuit in the sensor, these burn-out current sources pull the positive input towards AVDD and the negative input towards AVSS, resulting in a full-scale reading. A full-scale reading can also indicate that the sensor is overloaded or that the reference voltage is absent. A near-zero reading can indicate a shorted sensor. The absolute value of the burn-out current sources typically varies by ±5% and the internal multiplexer adds a small series resistance. Therefore, distinguishing a shorted sensor condition from a normal reading can be difficult, especially if an RC filter is used at the inputs. In other words, even if the sensor is shorted, the voltage drop across the external filter resistance and the residual resistance of the multiplexer causes the output to read a value higher than zero.

Keep in mind that ADC readings of a functional sensor may be corrupted when the burn-out current sources are enabled. Disable the burn-out current sources when preforming the precision measurement, and only enable these sources to test for sensor fault conditions.

#### 8.3.9 System Monitor

The device provides some means for monitoring the analog power supply and the external voltage reference. To select a monitoring voltage, the internal multiplexer (MUX[3:0]) must be configured accordingly in the configuration register. The device automatically bypasses the PGA and sets the gain to 1, irrespective of the configuration register settings when the monitoring feature is used. The system monitor function only provides a coarse result and is not meant to be a precision measurement.

When measuring the analog power supply (MUX[3:0] = 1101), the resulting conversion is approximately (AVDD – AVSS) / 4. The device uses the internal 2.048-V reference for the measurement regardless of what reference source is selected in the configuration register (VREF[1:0]).

When monitoring the external reference voltage source (MUX[3:0] = 1100), the result is approximately  $(V_{(REFP)} - V_{(REFN)}) / 4$ . The device automatically uses the internal reference for the measurement.



### 8.3.10 Temperature Sensor

The ADS112C04 offers an integrated precision temperature sensor. The temperature sensor mode is enabled by setting the TS bit = 1 in the configuration register. When in temperature sensor mode, the settings of configuration register 0 have no effect and the device uses the internal reference for measurement, regardless of the selected voltage reference source. Temperature readings follow the same process as the analog inputs for starting and reading conversion results. Temperature data are represented as a 14-bit effective result that is left-justified within the 16-bit conversion result. When reading the two data bytes, the first 14 bits (MSBs) are used to indicate the temperature measurement result. The LSBs of the data output do not indicate temperature. Only the 14 MSBs are relevant. One 14-bit LSB equals 0.03125°C. Negative numbers are represented in binary two's complement format. 表 13 shows the mapping between temperature and digital codes.

表 13. 14-Bit Temperature Data Format

TEMPEDATURE (9C)	DIGITAL OUTPUT		
TEMPERATURE (°C)	BINARY	HEX	
128	01 0000 0000 0000	1000	
127.96875	00 1111 1111 1111	0FFF	
100	00 1100 1000 0000	0C80	
75	00 1001 0110 0000	0960	
50	00 0110 0100 0000	0640	
25	00 0011 0010 0000	0320	
0.25	00 0000 0000 1000	8000	
0.03125	00 0000 0000 0001	0001	
0	00 0000 0000 0000	0000	
-0.25	11 1111 1111 1000	3FF8	
-25	11 1100 1110 0000	3CE0	
-40	11 1011 0000 0000	3B00	

#### 8.3.10.1 Converting From Temperature to Digital Codes

#### 8.3.10.1.1 For Positive Temperatures (For Example, 50°C):

Two's complement is not performed on positive numbers. Therefore, simply convert the number to binary code in a 14-bit, left-justified format with the MSB = 0 to denote the positive sign.

Example: 50°C / (0.03125°C per count) = 1600 = 0640h = 00 0110 0100 0000

#### 8.3.10.1.2 For Negative Temperatures (For Example, -25°C):

Generate the two's complement of a negative number by complementing the absolute binary number and adding 1. Then, denote the negative sign with the MSB = 1.

Example:  $|-25^{\circ}C|$  / (0.03125°C per count) = 800 = 0320h = 00 0011 0010 0000

Two's complement format: 11 1100 1101 1111 + 1 = 11 1100 1110 0000

#### 8.3.10.2 Converting From Digital Codes to Temperature

To convert from digital codes to temperature, first check whether the MSB is a 0 or a 1. If the MSB is a 0, simply multiply the decimal code by  $0.03125^{\circ}$ C to obtain the result. If the MSB is a 1, subtract 1 from the result and complement all bits. Then, multiply the result by  $-0.03125^{\circ}$ C.

Example: The device reads back 0960h: 0960h has an MSB = 0.

 $0960h \cdot 0.03125$ °C =  $2400 \cdot 0.03125$ °C = 75°C

Example: The device reads back 3CE0h: 3CE0h has an MSB = 1.

Subtract 1 and complement the result: 3CE0h  $\rightarrow$  0320h

 $0320h \cdot (-0.03125^{\circ}C) = 800 \cdot (-0.03125^{\circ}C) = -25^{\circ}C$ 



#### 8.3.11 Offset Calibration

The internal multiplexer offers the option to short both PGA inputs  $(AIN_P \text{ and } AIN_N)$  to mid-supply (AVDD + AVSS) / 2. This option can be used to measure and calibrate the device offset voltage by storing the result of the shorted input voltage reading in a microcontroller and consequently subtracting the result from each following reading. Take multiple readings with the inputs shorted and average the result to reduce the effect of noise.

#### 8.3.12 Conversion Data Counter

The ADS112C04 offers an optional data counter word to help the host determine if the conversion data are new. The DCNT bit in the configuration register enables the conversion data counter. The data counter appears as an 8-bit word that precedes the conversion data each time a conversion result is read. The reset value of the counter is 00h. The word increments each time the ADC completes a conversion. The counter rolls over to 00h after reaching FFh.

When the host reads a conversion result, the host can determine if the data being read are new by comparing the counter value with the counter value obtained with the last data read. If the counter values are the same, then this result indicates that no new conversion data are available from the ADC. The counter can also help the host determine if a conversion result was missed.

Reset the conversion data counter by clearing the DCNT bit to 0 and then setting DCNT back to 1. A device reset also resets the conversion data counter.

#### 8.3.13 Data Integrity Features

There are two methods for ensuring data integrity for data output on the ADS112C04. Output data can be register contents or conversion results. The optional data counter word that precedes conversion data is covered by both data integrity options. The data integrity modes are configured using the CRC[1:0] bits in the configuration register. When CRC[1:0] = 01, a bitwise-inverted version of the data is output immediately following the most significant byte (MSB) of the data.

When CRC[1:0] = 10, a 16-bit CRC word is output immediately following the MSB of the data. In CRC mode, the checksum bytes are the 16-bit remainder of the bitwise exclusive-OR (XOR) of the data bytes with a CRC polynomial. The CRC is based on the CRC-16-CCITT polynomial:  $x^{16} + x^{12} + x^5 + 1$  with an initial value of FFFFh.

The 17 binary coefficients of the polynomial are: 1 0001 0000 0010 0001. To calculate the CRC, divide (XOR operation) the data bytes (excluding the CRC) with the polynomial and compare the calculated CRC values to the ADC CRC value. If the values do not match, a data transmission error has occurred. In the event of a data transmission error, read the data again.


The following list shows a general procedure to compute the CRC value:

- 1. Left-shift the initial data value by 16 bits, with zeros padded to the right.
- 2. Align the MSB of the CRC polynomial to the left-most, logic-one value of the data.
- 3. Perform an XOR operation on the data value with the aligned CRC polynomial. The XOR operation creates a new, shorter-length value. The bits of the data values that are not in alignment with the CRC polynomial drop down and append to the right of the new XOR result.
- 4. When the XOR result is less than 1 0000 0000 0000 0000, the procedure ends, yielding the 16-bit CRC value. Otherwise, continue with the XOR operation shown in step 2 using the current data value. The number of loop iterations depends on the value of the initial data.



#### 8.4 Device Functional Modes

图 54 shows a flow chart of the different operating modes and how the device transitions from one mode to another.



- (1) Any reset (power-on, command, or pin) immediately resets the device.
- (2) The conversion mode is selected with the CM bit in the configuration register.
- (3) The POWERDOWN command allows any ongoing conversion to complete before placing the device in power-down mode.

## 图 54. Operating Flow Chart

## 8.4.1 Power-Up and Reset

The ADS112C04 is reset in one of three ways: either by a power-on reset, by the RESET pin, or by a RESET command.

When a reset occurs, the configuration registers reset to the default values and the device enters a low-power state. The device then waits for the START/SYNC command to enter conversion mode; see the  ${}^{\rho}C$  Timing Requirements table for reset timing information.



# Device Functional Modes (接下页)

#### 8.4.1.1 Power-On Reset

During power up, the device is held in reset. The power-on reset releases approximately 500 µs after both supplies have exceeded their respective power-up reset thresholds. After this time all internal circuitry (including the voltage reference) are stable and communication with the device is possible. As part of the power-on reset process, the device sets all bits in the configuration registers to the respective default settings. After power-up, the device enters a low-power state. This power-up behavior is intended to prevent systems with tight power-supply requirements from encountering a current surge during power-up.

#### 8.4.1.2 RESET Pin

Reset the ADC by taking the  $\overline{\text{RESET}}$  pin low for a minimum of  $t_{w(RSL)}$  and then returning the pin high. After the rising edge of the RESET pin, a delay time of  $t_{d(RSSTA)}$  is required before communicating with the device; see the  $\prescript{FC Timing Requirements}$  section for reset timing information.

## 8.4.1.3 Reset by Command

Reset the ADC by using the RESET command (06h or 07h). No delay time is required after the RESET command is latched before starting to communicate with the device as long as the timing requirements (see the *PC Timing Requirements* table) for the (repeated) START and STOP conditions are met. Alternatively, the device also responds to the I<sup>2</sup>C general-call software reset.

#### 8.4.2 Conversion Modes

The device operates in one of two conversion modes that are selected by the CM bit in the configuration register. These conversion modes are single-shot conversion and continuous conversion mode. A START/SYNC command must be issued each time the CM bit is changed.

## 8.4.2.1 Single-Shot Conversion Mode

In single-shot conversion mode, the device only performs a conversion when a START/SYNC command is issued. The device consequently performs one single conversion and returns to a low-power state afterwards. The internal oscillator and all analog circuitry (except for the excitation current sources) are turned off while the device waits in this low-power state until the next conversion is started. Writing to any configuration register when a conversion is ongoing functions as a new START/SYNC command that stops the current conversion and restarts a single new conversion. Each conversion is fully settled (assuming the analog input signal settles to the final value before the conversion starts) because the device digital filter settles within a single cycle.

#### 8.4.2.2 Continuous Conversion Mode

In continuous conversion mode, the device continuously performs conversions. When a conversion completes, the device places the result in the output buffer and immediately begins another conversion.

In order to start continuous conversion mode, the CM bit must be set to 1 followed by a START/SYNC command. The first conversion starts  $28.5 \cdot t_{CLK}$  (normal mode) or  $105 \cdot t_{CLK}$  (turbo mode) after the START/SYNC command is latched. Writing to any configuration register during an ongoing conversion restarts the current conversion. Send a START/SYNC command immediately after the CM bit is set to 1.

Stop continuous conversions by sending the POWERDOWN command.



# Device Functional Modes (接下页)

### 8.4.3 Operating Modes

In addition to the different conversion modes, the device can also be operated in different operating modes that can be selected to trade-off power consumption, noise performance, and output data rate. These modes are: normal mode, turbo mode, and power-down mode.

#### 8.4.3.1 Normal Mode

Normal mode is the default mode of operation after power-up. In this mode, the internal modulator of the  $\Delta\Sigma$  ADC runs at a modulator clock frequency of  $f_{MOD} = f_{CLK} / 4 = 256$  kHz, where the system clock ( $f_{CLK}$ ) is provided by the internal oscillator. Normal mode offers output data rate options ranging from 20 SPS to 1 kSPS. The data rate is selected by the DR[2:0] bits in the configuration register.

#### 8.4.3.2 Turbo Mode

Applications that require higher data rates up to 2 kSPS can operate the device in turbo mode. In this mode, the internal modulator runs at a higher frequency of  $f_{MOD} = f_{CLK} / 4 = 512$  kHz. Compared to normal mode, the device power consumption increases because the modulator runs at a higher frequency. Running the ADS112C04 in turbo mode at a comparable output data rate as in normal mode yields better noise performance. For example, the input-referred noise at 90 SPS in turbo mode is lower than the input-referred noise at 90 SPS in normal mode.

#### 8.4.3.3 Power-Down Mode

When the POWERDOWN command is issued, the device enters power-down mode after completing the current conversion. In this mode, all analog circuitry (including the voltage reference and both IDACs) are powered down and the device typically only uses 400 nA of current. When in power-down mode, the device holds the configuration register settings and responds to commands, but does not perform any data conversions.

Issuing a START/SYNC command wakes up the device and either starts a single conversion or starts continuous conversion mode, depending on the conversion mode selected by the CM bit.



## 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Interface

The ADS112C04 uses an I<sup>2</sup>C-compatible (inter-integrated circuit) interface for serial communication. I<sup>2</sup>C is a 2-wire communication interface that allows communication of a master device with multiple slave devices on the same bus through the use of device addressing. Each slave device on an I<sup>2</sup>C bus must have a unique address. Communication on the I<sup>2</sup>C bus always takes place between two devices: one acting as the master and the other as the slave. Both the master and slave can receive and transmit data, but the slave can only read or write under the direction of the master. The ADS112C04 always acts as an I<sup>2</sup>C slave device.

An I<sup>2</sup>C bus consists of two lines: SDA and SCL. SDA carries data and SCL provides the clock. Devices on the I<sup>2</sup>C bus drive the bus lines low by connecting the lines to ground; the devices never drive the bus lines high. Instead, the bus wires are pulled high by pullup resistors; thus, the bus wires are always high when a device is not driving the lines low. As a result of this configuration, two devices do not conflict. If two devices drive the bus simultaneously, there is no driver contention.

See the <sup>P</sup>C-Bus Specification and User Manual from NXP Semiconductors™ for more details.

### 8.5.1.1 PC Address

The ADS112C04 has two address pins: A0 and A1. Each address pin can be tied to either DGND, DVDD, SDA, or SCL, providing 16 possible unique addresses. This configuration allows up to 16 different ADS112C04 devices to be present on the same  $I^2C$  bus.  $\frac{1}{8}$  14 shows the truth table for the  $I^2C$  addresses for the possible address pin connections.

At the start of every transaction, that is between the START condition (first falling edge of SDA) and the first falling SCL edge of the address byte, the ADS112C04 decodes its address configuration again.

A1	A0	I <sup>2</sup> C ADDRESS
DGND	DGND	100 0000
DGND	DVDD	100 0001
DGND	SDA	100 0010
DGND	SCL	100 0011
DVDD	DGND	100 0100
DVDD	DVDD	100 0101
DVDD	SDA	100 0110
DVDD	SCL	100 0111
SDA	DGND	100 1000
SDA	DVDD	100 1001
SDA	SDA	100 1010
SDA	SCL	100 1011
SCL	DGND	100 1100
SCL	DVDD	100 1101
SCL	SDA	100 1110
SCL	SCL	100 1111

表 14. I<sup>2</sup>C Address Truth Table

#### 8.5.1.2 Serial Clock (SCL) and Serial Data (SDA)

The serial clock (SCL) line is used to clock data in and out of the device. The master always drives the clock line. The ADS112C04 cannot act as a master and as a result can never drive SCL.

The serial data (SDA) line allows for bidirectional communication between the host (the master) and the ADS112C04 (the slave). When the master reads from a ADS112C04, the ADS112C04 drives the data line; when the master writes to a ADS112C04, the master drives the data line.

Data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can only change when the SCL line is low. One clock pulse is generated for each data bit transferred. When in an idle state, the master should hold SCL high.



# 8.5.1.3 Data Ready (DRDY)

 $\overline{\text{DRDY}}$  is an open-drain output pin that indicates when a new conversion result is ready for retrieval. When  $\overline{\text{DRDY}}$  falls low, new conversion data are ready.  $\overline{\text{DRDY}}$  transitions back high when the conversion result is latched for output transmission. In case a conversion result in continuous conversion mode is not read,  $\overline{\text{DRDY}}$  releases high for  $t_{\text{w(DRH)}}$  before the next conversion completes. See the  $\frac{\text{PC Timing Requirements}}{\text{Timing Requirements}}$  table for more details.

#### 8.5.1.4 Interface Speed

The ADS112C04 supports I<sup>2</sup>C interface speeds up to 1 Mbps. Standard-mode (Sm) with bit rates up to 100 kbps, fast-mode (Fm) with bit rates up to 400 kbps, and fast-mode plus (Fm+) with bit rates up to 1 Mbps are supported. High-speed mode (Hs-mode) is not supported.

#### 8.5.1.5 Data Transfer Protocol

₹ 55 shows the format of the data transfer. The master initiates all transactions with the ADS112C04 by generating a START (S) condition. A high-to-low transition on the SDA line while SCL is high defines a START condition. The bus is considered to be busy after the START condition.

Following the START condition, the master sends the 7-bit slave address corresponding to the address of the ADS112C04 that the master wants to communicate with. The master then sends an eighth bit that is a data direction bit (R/W). An R/W bit of 0 indicates a write operation, and an R/W bit of 1 indicates a read operation. After the R/W bit, the master generates a ninth SCLK pulse and releases the SDA line to allow the ADS112C04 to acknowledge (ACK) the reception of the slave address by pulling SDA low. In case the device does not recognize the slave address, the ADS112C04 holds SDA high to indicate a not acknowledge (NACK) signal.

Next follows the data transmission. If the transaction is a read ( $R/\overline{W} = 1$ ), the ADS112C04 outputs data on SDA. If the transaction is a write ( $R/\overline{W} = 0$ ), the host outputs data on SDA. Data are transferred byte-wise, most significant bit (MSB) first. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be acknowledged (via the ACK bit) by the receiver. If the transaction is a read, the master issues the ACK. If the transaction is a write, the ADS112C04 issues the ACK.

The master terminates all transactions by generating a STOP (P) condition. A low-to-high transition on the SDA line while SCL is high defines a STOP condition. The bus is considered free again t<sub>BUF</sub> (bus-free time) after the STOP condition.




图 55. I<sup>2</sup>C Data Transfer Format

## 8.5.1.6 PC General Call (Software Reset)

The ADS112C04 responds to the  $I^2C$  general-call address (0000 000) if the  $R/\overline{W}$  bit is 0. The device acknowledges the general-call address and, if the next byte is 06h, performs a reset. The general-call software reset has the same effect as the RESET command.

# 8.5.1.7 Timeout

The ADS112C04 offers a  $I^2C$  timeout feature that can be used to recover communication when a serial interface transmission is interrupted. If the host initiates contact with the ADS112C04 but subsequently remains idle for  $14000 \cdot t_{MOD}$  in normal mode and  $28000 \cdot t_{MOD}$  in turbo mode before completing a command, the ADS112C04 interface is reset. If the ADS112C04 interface resets because of a timeout condition, the host must abort the transaction and restart the communication again by issuing a new START condition.



#### 8.5.2 Data Format

The device provides 16 bits of data in binary two's complement format. Use 公式 8 to calculate the size of one code (LSB).

1 LSB = 
$$(2 \cdot V_{REF} / Gain) / 2^{16} = +FS / 2^{15}$$
 (8)

A positive full-scale input  $[V_{IN} \ge (+FS - 1 \ LSB) = (V_{REF} / Gain - 1 \ LSB)]$  produces an output code of 7FFFh and a negative full scale input  $(V_{IN} \le -FS = -V_{REF} / Gain)$  produces an output code of 8000h. The output clips at these codes for signals that exceed full-scale.

表 15 summarizes the ideal output codes for different input signals.

表 15. Ideal Output Code versus Input Signal

INPUT SIGNAL, V <sub>IN</sub> = V <sub>AINP</sub> - V <sub>AINN</sub>	IDEAL OUTPUT CODE <sup>(1)</sup>
≥ FS (2 <sup>15</sup> – 1) / 2 <sup>15</sup>	7FFFh
FS / 2 <sup>15</sup>	0001h
0	0000h
-FS / 2 <sup>15</sup>	FFFFh
≤ –FS	8000h

(1) Excludes the effects of noise, INL, offset, and gain errors.

图 56 shows the mapping of the analog input signal to the output codes.




图 56. Code Transition Diagram

注

Single-ended signal measurements, where  $V_{AINN} = 0$  V and  $V_{AINP} = 0$  V to +FS, only use the positive code range from 0000h to 7FFFh. However, because of device offset, the ADS112C04 can still output negative codes when  $V_{AINP}$  is close to 0 V.



#### 8.5.3 Commands

As 表 16 shows, the device offers six different commands to control device operation. Four commands are standalone instructions (RESET, START/SYNC, POWERDOWN, and RDATA). The commands to read (RREG) and write (WREG) configuration register data from and to the device require additional information as part of the instruction.

#### 表 16. Command Definitions

COMMAND	DESCRIPTION	COMMAND BYTE <sup>(1)</sup>			
RESET	Reset the device	0000 011x			
START/SYNC	Start or restart conversions 0000 100				
POWERDOWN	Enter power-down mode	0000 001x			
RDATA	Read data by command	0001 xxxx			
RREG	Read register at address <i>rr</i> 0010 <i>rrxx</i>				
WREG	Write register at address rr	0100 <i>rrxx</i>			

<sup>(1)</sup> Operands: rr = register address (00 to 11), x = don't care.

## 8.5.3.1 Command Latching

Commands are not processed until latched by the ADS112C04. Commands are latched on the eighth falling edge of SCL in the command byte.

注 The legend for 图 57 to 图 63:					
S = STAPT condition					
From master to slave	Sr = Repeated START condition				
		P = STOP condition A = acknowledge (SDA low)			
	From slave to master	$\overline{A}$ = not acknowledge (SDA high)			

## 8.5.3.2 RESET (0000 011x)

This command resets the device to the default states. No delay time is required after the RESET command is latched before starting to communicate with the device as long as the timing requirements (see the  ${}^{\rho}C$  Timing Requirements table) for the (repeated) START and STOP conditions are met.

## 8.5.3.3 START/SYNC (0000 100x)

In single-shot conversion mode, the START/SYNC command is used to start a single conversion, or (when sent during an ongoing conversion) to reset the digital filter and then restart a single new conversion. When the device is set to continuous conversion mode, the START/SYNC command must be issued one time to start converting continuously. Sending the START/SYNC command when converting in continuous conversion mode resets the digital filter and restarts continuous conversions.

#### 8.5.3.4 POWERDOWN (0000 001x)

The POWERDOWN command places the device into power-down mode. This command shuts down all internal analog components and turns off both IDACs, but holds all register values. In case the POWERDOWN command is issued when a conversion is ongoing, the conversion completes before the ADS112C04 enters power-down mode. As soon as a START/SYNC command is issued, all analog components return to their previous states.



## 8.5.3.5 RDATA (0001 xxxx)

The RDATA command loads the output shift register with the most recent conversion result. Reading conversion data must be performed as shown in \$\mathbb{Z}\$ 57 by using two I\mathbb{2}C communication frames. The first frame is an I\mathbb{2}C write operation where the R/\mathbb{W} bit at the end of the address byte is 0 to indicate a write. In this frame, the host sends the RDATA command to the ADS112C04. The second frame is an I\mathbb{2}C read operation where the R/\mathbb{W} bit at the end of the address byte is 1 to indicate a read. The ADS112C04 reports the latest ADC conversion data in this second I\mathbb{2}C frame. If a conversion finishes in the middle of the RDATA command byte, the state of the \overline{DRDY} \ove




图 57. Read Conversion Data Sequence

#### 8.5.3.6 RREG (0010 rrxx)

The RREG command reads the value of the register at address rr. Reading a register must be performed <u>as</u> shown in <u>8</u> 58 by using two I<sup>2</sup>C communication frames. The first frame is an I<sup>2</sup>C write operation where the R/W bit at the end of the address byte is 0 to indicate a write. In this frame, the host sends the RREG command including the register address to the ADS112C04. The second frame is an I<sup>2</sup>C read operation where the R/W bit at the end of the address byte is 1 to indicate a read. The ADS112C04 reports the contents of the requested register in this second I<sup>2</sup>C frame.




图 58. Read Register Sequence

#### 8.5.3.7 WREG (0100 rrxx dddd dddd)

The WREG command writes dddd dddd to the register at address rr. Multiple registers can be written within the same I²C frame by simply issuing another WREG command without providing a STOP condition following the previous register write. ₹ 59 shows the sequence for writing an arbitrary number of registers. The R/W bit at the end of the address byte is 0 to indicate a write. The WREG command forces the digital filter to reset and any ongoing ADC conversion to restart.




图 59. Write Register Sequence

## 8.5.4 Reading Data and Monitoring for New Conversion Results

Conversion data are read by issuing the RDATA command. The ADS112C04 responds to the RDATA command with the latest conversion result. There are three ways to monitor for new conversion data.

One way is to monitor for the falling edge of the  $\overline{DRDY}$  signal. When  $\overline{DRDY}$  falls low, a new conversion result is available for retrieval using the RDATA command.  $\boxtimes$  60 illustrates the timing diagram for collecting data using the  $\overline{DRDY}$  signal to indicate new data.




图 60. Using the DRDY Pin to Check for New Conversion Data

Another way to monitor for a new conversion result is to periodically read the DRDY bit in the configuration register. If set, the DRDY bit indicates that a new conversion result is ready for retrieval. The host can subsequently issue an RDATA command to retrieve the data. The rate at which the host polls the ADS112C04 for new data must be at least as fast as the data rate in continuous conversion mode to prevent the host from missing a conversion result.

If a new conversion result becomes ready during an I<sup>2</sup>C transmission, the transmission is not corrupted. The new data are loaded into the output shift register upon the following RDATA command.

图 61 shows the timing diagram for collecting data using the DRDY bit in the configuration register to indicate new data.




图 61. Using the DRDY Bit to Check for New Conversion Data

The last way to detect if new conversion data are available is through the use of the conversion data counter word. In this mode, the host periodically requests data from the device using the RDATA command and checks the conversion data counter word against the conversion data counter word read for the previous data received. If the counter values are the same, the host can disregard the data because that data has already been gathered. If the counter has incremented, the host records the data. The rate at which the host polls the ADS112C04 for new data must be at least as fast as the data rate in continuous conversion mode to prevent the host from missing a conversion result.

If a new conversion result becomes ready during an I<sup>2</sup>C transmission, the transmission is not corrupted. The new data are loaded into the output shift register after the following RDATA command.

图 62 shows the timing diagram for collecting data using the conversion data counter word to indicate new data.




图 62. Using the Conversion Counter to Check for New Conversion Data

The conversion data counter can be used in conjunction with the previously discussed methods of detecting new data to ensure that the host did not miss a conversion result.



#### 8.5.5 Data Integrity

The optional data integrity checks can be configured using the CRC[1:0] bits in the configuration register. When one of the data integrity options is enabled, the data integrity check is output on the SDA pin immediately following the conversion or register data; see the *Data Integrity Features* section for a detailed description of the data integrity functionality. Additional words are always two bytes when CRC16 is enabled. The number of additional words in the inverted data mode when reading conversion data varies from two to three, depending on whether the conversion data counter is enabled. So shows data retrieval when either inverted data output or CRC are enabled.




图 63. Conversion Data Output With CRC or Inverted Data Output Enabled

## 8.6 Register Map

## 8.6.1 Configuration Registers

The device has four 8-bit configuration registers that are accessible through the I<sup>2</sup>C interface using the RREG and WREG commands. After power-up or reset, all registers are set to the default values (which are all 0). All register values are retained during power-down mode. 表 17 shows the register map of the configuration registers.

REGISTER (Hex)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00h		MUX	K[3:0]			GAIN[2:0]		PGA_BYPASS
01h	DR[2:0]			MODE	CM	VRE	F[1:0]	TS
02h	DRDY	DCNT	CRC	[1:0]	BCS	BCS IDAC[2:0		
03h		I1MUX[2:0]			I2MUX[2:0]		0	0

表 17. Configuration Register Map

#### 8.6.2 Register Descriptions

表 18 lists the access codes for the ADS112C04 registers.


表 18. Register	Access	Type	Codes
----------------	--------	------	-------

Access Type	Code	Description
R	R	Read
R/W	R/W	Read-Write
W	W	Write
-n		Value after reset or the default value



## 8.6.2.1 Configuration Register 0 (address = 00h) [reset = 00h]

## 图 64. Configuration Register 0



## 表 19. Configuration Register 0 Field Descriptions

D:4	Field			Descriptions
Bit	Field	Туре	Reset	Description
7:4	MUX[3:0]	R/W	Oh	Input multiplexer configuration. These bits configure the input multiplexer. For settings where $AIN_N = AVSS$ , the PGA must be disabled (PGA_BYPASS = 1) and only gains 1, 2, and 4 can be used.
				$\begin{array}{l} 0000: \text{AIN}_P = \text{AIN0},  \text{AIN}_N = \text{AIN1}  (\text{default}) \\ 0001:  \text{AIN}_P = \text{AIN0},  \text{AIN}_N = \text{AIN2} \\ 0010:  \text{AIN}_P = \text{AIN0},  \text{AIN}_N = \text{AIN3} \\ 0011:  \text{AIN}_P = \text{AIN1},  \text{AIN}_N = \text{AIN0} \\ 0100:  \text{AIN}_P = \text{AIN1},  \text{AIN}_N = \text{AIN2} \\ 0101:  \text{AIN}_P = \text{AIN1},  \text{AIN}_N = \text{AIN3} \\ 0110:  \text{AIN}_P = \text{AIN1},  \text{AIN}_N = \text{AIN3} \\ 0111:  \text{AIN}_P = \text{AIN2},  \text{AIN3},  \text{AIN3} \\ 0111:  \text{AIN}_P = \text{AIN3},  \text{AIN}_N = \text{AIN2} \\ 1000:  \text{AIN}_P = \text{AIN0},  \text{AIN}_N = \text{AVSS} \\ 1001:  \text{AIN}_P = \text{AIN1},  \text{AIN}_N = \text{AVSS} \\ 1010:  \text{AIN}_P = \text{AIN2},  \text{AIN}_N = \text{AVSS} \\ 1010:  \text{AIN}_P = \text{AIN3},  \text{AIN}_N = \text{AVSS} \\ 1010:  (\text{V}_{(\text{REFP})} - \text{V}_{(\text{REFN})}) /  4  \text{monitor}  (\text{PGA bypassed}) \\ 1101:  (\text{AVDD} - \text{AVSS}) /  4  \text{monitor}  (\text{PGA bypassed}) \\ 1110:  \text{AIN}_P  \text{and}  \text{AIN}_N  \text{shorted to}  (\text{AVDD} + \text{AVSS}) /  2 \\ 1111:  \text{Reserved} \end{array}$
3:1	GAIN[2:0]	R/W	Oh	Gain configuration. These bits configure the device gain. Gains 1, 2, and 4 can be used without the PGA. In this case, gain is obtained by a switched-capacitor structure.
				000 : Gain = 1 (default) 001 : Gain = 2 010 : Gain = 4 011 : Gain = 8 100 : Gain = 16 101 : Gain = 32 110 : Gain = 64 111 : Gain = 128
0	PGA_BYPASS	R/W	Oh	Disables and bypasses the internal low-noise PGA.  Disabling the PGA reduces overall power consumption and allows the absolute input voltage range to span from AVSS – 0.1 V to AVDD + 0.1 V.  The PGA can only be disabled for gains 1, 2, and 4.  The PGA is always enabled for gain settings 8 to 128, regardless of the PGA_BYPASS setting.
				0 : PGA enabled (default) 1 : PGA disabled and bypassed



# 8.6.2.2 Configuration Register 1 (address = 01h) [reset = 00h]

## 图 65. Configuration Register 1

7	6	5	4	3	2	1	0
	DR[2:0]		MODE	СМ	VREF	[1:0]	TS
	R/W-0h		R/W-0h	R/W-0h	R/W	'-0h	R/W-0h

# 表 20. Configuration Register 1 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	DR[2:0]	R/W	Oh	Data rate.  These bits control the data rate setting depending on the selected operating mode. 表 21 lists the bit settings for normal and turbo mode.
4	MODE	R/W	Oh	Operating mode. These bits control the operating mode that the device operates in.  0 : Normal mode (256-kHz modulator clock, default)  1 : Turbo mode (512-kHz modulator clock)
3	СМ	R/W	0h	Conversion mode. This bit sets the conversion mode for the device.
				<ul><li>0 : Single-shot conversion mode (default)</li><li>1 : Continuous conversion mode</li></ul>
2:1	VREF[1:0]	R/W	0h	Voltage reference selection.  These bits select the voltage reference source that is used for the conversion.
				00 : Internal 2.048-V reference selected (default) 01 : External reference selected using the REFP and REFN inputs 10 : Analog supply (AVDD – AVSS) used as reference 11 : Analog supply (AVDD – AVSS) used as reference
0	TS	R/W	Oh	Temperature sensor mode. This bit enables the internal temperature sensor and puts the device in temperature sensor mode. The settings of configuration register 0 have no effect and the device uses the internal reference for measurement when temperature sensor mode is enabled.
				<ul><li>0 : Temperature sensor mode disabled (default)</li><li>1 : Temperature sensor mode enabled</li></ul>

## 表 21. DR Bit Settings

NORMAL MODE	TURBO MODE
000 = 20 SPS	000 = 40 SPS
001 = 45 SPS	001 = 90 SPS
010 = 90 SPS	010 = 180 SPS
011 = 175 SPS	011 = 350 SPS
100 = 330 SPS	100 = 660 SPS
101 = 600 SPS	101 = 1200 SPS
110 = 1000 SPS	110 = 2000 SPS
111 = Reserved	111 = Reserved



# 8.6.2.3 Configuration Register 2 (address = 02h) [reset = 00h]

## 图 66. Configuration Register 2

7	6	5	4	3	2	1	0	
DRDY	DCNT	CRC[1:0]		BCS		IDAC[2:0]		
R-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h		

# 表 22. Configuration Register 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7	DRDY	R	0h	Conversion result ready flag. This bit flags if a new conversion result is ready. This bit is reset when conversion data are read.
				0 : No new conversion result available (default)     1 : New conversion result ready
6	DCNT	R/W	0h	Data counter enable. The bit enables the conversion data counter.
				Conversion counter disabled (default)     Conversion counter enabled
5:4	CRC[1:0]	R/W	0h	Data integrity check enable. These bits enable and select the data integrity checks.
				00 : Disabled (default) 01 : Inverted data output enabled 10 : CRC16 enabled 11 : Reserved
3	BCS	R/W	0h	Burn-out current sources. This bit controls the 10-μA, burn-out current sources. The burn-out current sources can be used to detect sensor faults such as wire breaks and shorted sensors.
				0 : Current sources off (default) 1 : Current sources on
2:0	IDAC[2:0]	R/W	Oh	IDAC current setting. These bits set the current for both IDAC1 and IDAC2 excitation current sources. $000: Off (default) \\001: 10 μA \\010: 50 μA \\011: 100 μA \\100: 250 μA \\101: 500 μA \\101: 500 μA \\111: 1500 μA$



# 8.6.2.4 Configuration Register 3 (address = 03h) [reset = 00h]

# 图 67. Configuration Register 3

7	6	5	4	3	2	1	0
	I1MUX[2:0]			I2MUX[2:0]	0	0	
	R/W-0h			R/W-0h	R-0h	R-0h	

# 表 23. Configuration Register 3 Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	I1MUX[2:0]	R/W	0h	IDAC1 routing configuration. These bits select the channel that IDAC1 is routed to.
				000: IDAC1 disabled (default) 001: IDAC1 connected to AIN0 010: IDAC1 connected to AIN1 011: IDAC1 connected to AIN2 100: IDAC1 connected to AIN3 101: IDAC1 connected to REFP 110: IDAC1 connected to REFN 111: Reserved
4:2	I2MUX[2:0]	R/W	0h	IDAC2 routing configuration. These bits select the channel that IDAC2 is routed to.
				000: IDAC2 disabled (default) 001: IDAC2 connected to AIN0 010: IDAC2 connected to AIN1 011: IDAC2 connected to AIN2 100: IDAC2 connected to AIN3 101: IDAC2 connected to REFP 110: IDAC2 connected to REFN 111: Reserved
1:0	RESERVED	R	0h	Reserved. Always write 0



## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The ADS112C04 is a precision, 16-bit, delta-sigma  $(\Delta\Sigma)$ , analog-to-digital converter (ADC) that offers many integrated features to ease the measurement of the most common sensor types, including various types of temperature and bridge sensors. Primary considerations when designing an application with the ADS112C04 include analog input filtering, establishing an appropriate external reference for ratiometric measurements, and setting the absolute input voltage range for the internal PGA. Connecting and configuring the interface appropriately is another concern. These considerations are discussed in the following sections.

#### 9.1.1 Interface Connections

■ 68 shows the principle interface connections for the ADS112C04.




图 68. Interface Connections

The ADS112C04 interfaces directly to standard-mode, fast-mode, or fast-mode plus I<sup>2</sup>C controllers. Any microcontroller I<sup>2</sup>C peripheral, including master-only and single-master I<sup>2</sup>C peripherals, operates with the ADS112C04. Details of the I<sup>2</sup>C communication protocol of the device can be found in the *Programming* section. The ADS112C04 does not perform clock-stretching (that is, the device never pulls the clock line low), so this function does not need to be provided for unless other clock-stretching devices are present on the same I<sup>2</sup>C bus.



Pullup resistors are required on both the SDA and SCL lines, as well as on the open-drain  $\overline{DRDY}$  output. The size of these resistors depends on the bus operating speed and capacitance of the bus lines. Higher-value resistors yield lower power consumption when the bus lines are pulled low, but increase the transition times on the bus, which limits the bus speed. Lower-value resistors allow higher interface speeds, but at the expense of higher power consumption when the bus lines are pulled low. Long bus lines have higher capacitance and require smaller pullup resistors to compensate. Do not use resistors that are too small because the bus drivers may be unable to pull the bus lines low. See the  ${}^{\rho}C$ -Bus Specification and User Manual for details on pullup resistor sizing.

## 9.1.2 Connecting Multiple Devices on the Same I<sup>2</sup>C Bus

Up to 16 ADS112C04 devices can be connected to a single I²C bus by using different address pin configurations for each device. Use the address pins, A0 and A1, to set the ADS112C04 to one of 16 different I²C addresses. 

■ 69 shows an example with three ADS112C04 devices on the same I²C bus. One set of pullup resistors is required per bus line. If needed, decrease the pullup resistor values to compensate for the additional bus capacitance presented by multiple devices and increased line length.




图 69. Connecting Multiple ADS112C04 Devices on the Same I<sup>2</sup>C Bus

## 9.1.3 Unused Inputs and Outputs

To minimize leakage currents on the analog inputs, leave unused analog and reference inputs floating, or connect the inputs to mid-supply or to AVDD. Connecting unused analog or reference inputs to AVSS is possible as well, but can yield higher leakage currents on other analog inputs than the previously mentioned options.

Do not float unused digital inputs; excessive power-supply leakage current can result. Tie all unused digital inputs to the appropriate levels, DVDD or DGND, even when in power-down mode. Connections for unused digital pins are:


- Tie the RESET pin to DVDD if the RESET pin is not used
- If the DRDY output is not used, leave the DRDY pin unconnected or tie the DRDY pin to DVDD using a weak pullup resistor




## 9.1.4 Analog Input Filtering

Analog input filtering serves two purposes: first, to limit the effect of aliasing during the sampling process, and second, to reduce external noise from being a part of the measurement.

As with any sampled system, aliasing can occur if proper antialias filtering is not in place. Aliasing occurs when frequency components are present in the input signal that are higher than half the sampling frequency of the ADC (also known as the *Nyquist frequency*). These frequency components are folded back and show up in the actual frequency band of interest below half the sampling frequency. Inside a  $\Delta\Sigma$  ADC, the input signal is sampled at the modulator frequency  $f_{MOD}$  and not at the output data rate.  $\Xi$  70 shows that the filter response of the digital filter repeats at multiples of the sampling frequency ( $f_{MOD}$ ). Signals or noise up to a frequency where the filter response repeats are attenuated to a certain amount by the digital filter depending on the filter architecture. Any frequency components present in the input signal around the modulator frequency or multiples thereof are not attenuated and alias back into the band of interest, unless attenuated by an external analog filter.








图 70. Effect of Aliasing



Many sensor signals are inherently band limited; for example, the output of a thermocouple has a limited rate of change. In this case the sensor signal does not alias back into the pass band when using a  $\Delta\Sigma$  ADC. However, any noise pick-up along the sensor wiring or the application circuitry can potentially alias into the pass band. Power-line-cycle frequency and harmonics are one common noise source. External noise can also be generated from electromagnetic interference (EMI) or radio frequency interference (RFI) sources, such as nearby motors and cellular phones. Another noise source typically exists on the printed circuit board (PCB) itself in the form of clocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the measurement result.

A first-order resistor-capacitor (RC) filter is (in most cases) sufficient to either totally eliminate aliasing, or to reduce the effect of aliasing to a level within the noise floor of the sensor. Ideally, any signal beyond  $f_{MOD}$  / 2 is attenuated to a level below the noise floor of the ADC. The digital filter of the ADS112C04 attenuates signals to a certain degree, as illustrated in the filter response plots in the *Digital Filter* section. In addition, noise components are usually smaller in magnitude than the the actual sensor signal. Therefore, using a first-order RC filter with a cutoff frequency set at the output data rate or 10 times higher is generally a good starting point for a system design.

Internal to the device, prior to the PGA inputs, is an EMI filter; see 

43. The cutoff frequency of this filter is approximately 31.8 MHz, which helps reject high-frequency interferences.

## 9.1.5 External Reference and Ratiometric Measurements

The full-scale range (FSR) of the ADS112C04 is defined by the reference voltage and the PGA gain (FSR =  $\pm V_{REF}$  / Gain). An external reference can be used instead of the integrated 2.048-V reference to adapt the FSR to the specific system needs. An external reference must be used if  $V_{IN}$  is greater than 2.048 V. For example, an external 5-V reference and an AVDD = 5 V are required in order to measure a single-ended signal that can swing between 0 V and 5 V.

The reference inputs of the device also allow the implementation of ratiometric measurements. In a ratiometric measurement the same excitation source that is used to excite the sensor is also used to establish the reference for the ADC. As an example, a simple form of a ratiometric measurement uses the same current source to excite both the resistive sensor element (such as an RTD) and another resistive reference element that is in series with the element being measured. The voltage that develops across the reference element is used as the reference source for the ADC. These components cancel out in the ADC transfer function because current noise and drift are common to both the sensor measurement and the reference. The output code is only a ratio of the sensor element and the value of the reference resistor. The value of the excitation current source itself is not part of the ADC transfer function.

## 9.1.6 Establishing Proper Limits on the Absolute Input Voltage

The ADS112C04 can be used to measure various types of input signal configurations: single-ended, pseudo-differential, and fully differential signals (which can be either unipolar or bipolar). However, configuring the device properly for the respective signal type is important.

Signals where the negative analog input is fixed and referenced to analog ground ( $V_{AINN}=0$  V) are commonly called *single-ended signals*. If the PGA is disabled and bypassed, the absolute input voltages of the ADS112C04 can be as low as 100 mV below AVSS and as large as 100 mV above AVDD. Therefore, the PGA\_BYPASS bit must be set in order to measure single-ended signals when a unipolar analog supply is used (AVSS = 0 V). Gains of 1, 2, and 4 are still possible in this configuration. Measuring a 0-mA to 20-mA or 4-mA to 20-mA signal across a load resistor of 100  $\Omega$  referenced to GND is a typical example. The ADS112C04 can directly measure the signal across the load resistor using a unipolar supply, the internal 2.048-V reference, and gain = 1 when the PGA is bypassed.

If gains larger than 4 are needed to measure a single-ended signal, the PGA must be enabled. In this case, a bipolar supply is required for the ADS112C04 to meet the absolute input voltage requirement of the PGA.

Signals where the negative analog input  $(AIN_N)$  is fixed at a voltage other the 0 V are referred to as *pseudo-differential signals*.

Fully differential signals in contrast are defined as signals having a constant common-mode voltage where the positive and negative analog inputs swing 180° out-of-phase but have the same amplitude.



The ADS112C04 can measure pseudo-differential and fully differential signals with the PGA enabled or bypassed. However, the PGA must be enabled in order to use gains greater than 4. The absolute input voltages of the input signal must meet the absolute input voltage restrictions of the PGA (as explained in the PGA Input Voltage Requirements section) when the PGA is enabled. Setting the common-mode voltage at or near (AVSS + AVDD) / 2 in most cases satisfies the PGA absolute input voltage requirements.

Signals where both the positive and negative inputs are always  $\geq 0$  V are called *unipolar signals*. These signals can in general be measured with the ADS112C04 using a unipolar analog supply (AVSS = 0 V). As mentioned previously, the PGA must be bypassed in order to measure single-ended, unipolar signals when using a unipolar supply.

A signal is called *bipolar* when either the positive or negative input can swing below 0 V. A bipolar analog supply (such as AVDD = 2.5 V, AVSS = -2.5 V) is required in order to measure bipolar signals with the ADS112C04. A typical application task is measuring a single-ended, bipolar,  $\pm 10\text{-V}$  signal where AIN<sub>N</sub> is fixed at 0 V and AIN<sub>P</sub> swings between -10 V and 10 V. The ADS112C04 cannot directly measure this signal because the 10 V exceeds the analog power-supply limits. However, one possible solution is to use a bipolar analog supply (AVDD = 2.5 V, AVSS = -2.5 V), gain = 1, and a resistor divider in front of the ADS112C04. The resistor divider must divide the voltage down to  $\leq \pm 2.048 \text{ V}$  in order to measure the voltage using the internal 2.048-V reference.

## 9.1.7 Pseudo Code Example

The following list shows a pseudo code sequence with the required steps to set up the device and the microcontroller that interfaces to the ADC in order to take subsequent readings from the ADS112C04 in continuous conversion mode. The DRDY pin is used to indicate availability of new conversion data. The default configuration register settings are changed to gain = 16, continuous conversion mode.

```
Power-up;
Delay to allow power supplies to settle and power-on reset to complete; minimum of 500 µs;
Configure the I2C interface of the microcontroller;
Configure the microcontroller GPIO connected to the DRDY pin as a falling edge triggered interrupt input;

Send the RESET command (06h) to make sure the device is properly reset after power-up;

Write the respective register configurations with the WREG command (40h, 08h, 42h, 08h);
As an optional sanity check, read back all configuration registers with the RREG command (2xh);

Send the START/SYNC command (08h) to start converting in continuous conversion mode;

Loop
{
    Wait for DRDY to transition low;
    Send the RDATA command (10h) to read 2 bytes of conversion data;
}

Send the POWERDOWN command (02h) to stop conversions and put the device in power-down mode;
```

TI recommends running an offset calibration before performing any measurements or when changing the gain of the PGA. The internal offset of the device can, for example, be measured by shorting the inputs to mid-supply (MUX[3:0] = 1110). The microcontroller then takes multiple readings from the device with the inputs shorted and stores the average value in the microcontroller memory. When measuring the sensor signal, the microcontroller then subtracts the stored offset value from each device reading to obtain an offset compensated result; the offset can be either positive or negative in value.



## 9.2 Typical Applications

## 9.2.1 K-Type Thermocouple Measurement (-200°C to +1250°C)

₹ 71 shows the basic connections of a thermocouple measurement system when using an external high-precision temperature sensor for cold-junction compensation. Apart from the thermocouple itself, the only external circuitry required are two biasing resistors, a simple low-pass, antialiasing filter, and the power-supply decoupling capacitors.




图 71. Thermocouple Measurement

#### 9.2.1.1 Design Requirements

表 24. Design Requirements

DESIGN PARAMETER	VALUE
Supply voltage	3.3 V
Reference voltage	Internal 2.048-V reference
Update rate	≥10 readings per second
Thermocouple type	К
Temperature measurement range	−200°C to +1250°C
Measurement accuracy at T <sub>A</sub> = 25°C <sup>(1)</sup>	0.5°C

Not accounting for the error of the thermocouple and cold-junction temperature measurement; offset calibration at T<sub>(TC)</sub> = T<sub>(CJ)</sub> = 25°C; no gain calibration.

## 9.2.1.2 Detailed Design Procedure

The biasing resistors  $R_{B1}$  and  $R_{B2}$  are used to set the common-mode voltage of the thermocouple such that the input voltages do not exceed the absolute input voltage range of the PGA (in this example, to mid-supply AVDD / 2). If the application requires the thermocouple to be biased to GND, either a bipolar supply (for example, AVDD = 2.5 V and AVSS = -2.5 V) must be used for the device to meet the absolute input voltage requirement of the PGA, or the PGA must be bypassed. When choosing the values of the biasing resistors, care must be taken so that the biasing current does not degrade measurement accuracy. The biasing current flows through the thermocouple and can cause self-heating and additional voltage drops across the thermocouple leads. Typical values for the biasing resistors range from 1 M $\Omega$  to 50 M $\Omega$ .



In addition to biasing the thermocouple,  $R_{B1}$  and  $R_{B2}$  are also useful for detecting an open thermocouple lead. When one of the thermocouple leads fails open, the biasing resistors pull the analog inputs (AIN0 and AIN1) to AVDD and AVSS, respectively. The ADC consequently reads a full-scale value, which is outside the normal measurement range of the thermocouple voltage, to indicate this failure condition.

Although the device digital filter attenuates high-frequency components of noise, performance can be further improved by providing a first-order, passive RC filter at the inputs. 公式 9 calculates the cutoff frequency that is created by the differential RC filter formed by  $R_{E1}$ ,  $R_{E2}$ , and the differential capacitor  $C_{DIF}$ .

$$f_{C} = 1 / [2\pi \cdot (R_{F1} + R_{F2}) \cdot C_{DIF}]$$
(9)

Two common-mode filter capacitors ( $C_{M1}$  and  $C_{M2}$ ) are also added to offer attenuation of high-frequency, common-mode noise components. Choose a differential capacitor  $C_{DIF}$  that is at least an order of magnitude (10 times) larger than the common-mode capacitors ( $C_{M1}$  and  $C_{M2}$ ) because mismatches in the common-mode capacitors can convert common-mode noise into differential noise.

The filter resistors  $R_{F1}$  and  $R_{F2}$  also serve as current-limiting resistors. These resistors limit the current into the analog inputs (AIN0 and AIN1) of the device to safe levels if an overvoltage on the inputs occur. Care must be taken when choosing the filter resistor values because the input currents flowing into and out of the device cause a voltage drop across the resistors. This voltage drop shows up as an additional offset error at the ADC inputs. TI therefore recommends limiting the filter resistor values to below 1 k $\Omega$ .

The filter component values used in this design are:  $R_{F1} = R_{F2} = 1 \text{ k}\Omega$ ,  $C_{DIF} = 100 \text{ nF}$ , and  $C_{CM1} = C_{CM2} = 10 \text{ nF}$ .

The highest measurement resolution is achieved when matching the largest potential input signal to the FSR of the ADC by choosing the highest possible gain. From the design requirement, the maximum thermocouple voltage occurs at  $T_{(TC)} = 1250^{\circ}\text{C}$  and is  $V_{(TC)} = 50.644$  mV as defined in the tables published by the National Institute of Standards and Technology (NIST) using a cold-junction temperature of  $T_{(CJ)} = 0^{\circ}\text{C}$ . A thermocouple produces an output voltage that is proportional to the temperature difference between the thermocouple tip and the cold junction. If the cold junction is at a temperature below  $0^{\circ}\text{C}$ , the thermocouple produces a voltage larger than 50.644 mV. The isothermal block area is constrained by the operating temperature range of the device. Therefore, the isothermal block temperature is limited to  $-40^{\circ}\text{C}$ . A K-type thermocouple at  $T_{(TC)} = 1250^{\circ}\text{C}$  produces an output voltage of  $V_{(TC)} = 50.644$  mV - (-1.527 mV) = 52.171 mV when referenced to a cold-junction temperature of  $T_{(CJ)} = -40^{\circ}\text{C}$ . The maximum gain that can be applied when using the internal 2.048-V reference is then calculated as (2.048 V / 52.171 mV) = 39.3. The next smaller PGA gain setting that the device offers is

The device integrates a high-precision temperature sensor that can be used to measure the temperature of the cold junction. To measure the internal temperature of the ADS112C04, the device must be set to internal temperature sensor mode by setting the TS bit to 1 in the configuration register. For best performance, careful board layout is critical to achieve good thermal conductivity between the cold junction and the device package.

However, the device does not perform automatic cold-junction compensation of the thermocouple. This compensation must be done in the microcontroller that interfaces to the device. The microcontroller requests one or multiple readings of the thermocouple voltage from the device and then sets the device to internal temperature sensor mode (TS = 1) to acquire the temperature of the cold junction. An algorithm similar to the following must be implemented on the microcontroller to compensate for the cold-junction temperature:

- 1. Measure the thermocouple voltage, V<sub>(TC)</sub>, between AIN0 and AIN1
- 2. Measure the temperature of the cold junction, T<sub>(CJ)</sub>, using the temperature sensor mode of the ADS112C04
- 3. Convert the cold-junction temperature into an equivalent thermoelectric voltage,  $V_{(CJ)}$ , using the tables or equations provided by NIST
- 4. Add  $V_{(TC)}$  and  $V_{(CJ)}$  and translate the summation back into a thermocouple temperature using the NIST tables or equations again

In some applications, the integrated temperature sensor of the ADS112C04 cannot be used (for example, if the accuracy is not high enough or if the device cannot be placed close enough to the cold junction). The additional analog input channels of the device can be used in this case to measure the cold-junction temperature with a thermistor, RTD, or an analog temperature sensor. ₹ 71 illustrates the LM94022 temperature sensor being used for cold-junction compensation.



As shown in  $\triangle$ 式 10, the rms noise of the ADS112C04 at gain = 32 and DR = 20 SPS (1.95  $\mu$ V<sub>rms</sub>) is divided by the average sensitivity of a K-type thermocouple (41  $\mu$ V/°C) to obtain an approximation of the achievable temperature resolution.

Temperature Resolution = 
$$1.95 \,\mu\text{V} / 41 \,\mu\text{V/}^{\circ}\text{C} = 0.05^{\circ}\text{C}$$
 (10)

表 25 shows the register settings for this design.


表 25. Register Settings


REGISTER	SETTING	DESCRIPTION
00h	0Ah	AIN <sub>P</sub> = AIN0, AIN <sub>N</sub> = AIN1, gain = 32, PGA enabled <sup>(1)</sup>
01h	08h	DR = 20 SPS, normal mode, continuous conversion mode, internal reference
02h	00h	Conversion data counter disabled, data integrity disabled, burnout current sources disabled, IDACs off
03h	00h	No IDACs used

<sup>(1)</sup> To measure the cold junction temperature using the LM90422, change register 00h to B1h (AIN $_P$  = AIN3, AIN $_N$  = AVSS, gain = 1, PGA disabled).

## 9.2.1.3 Application Curves

The design meets the required temperature measurement accuracy given in 表 24. The measurement error shown in 图 73 does not include the error of the thermocouple itself nor the measurement error of the cold-junction temperature. Those two error sources are in general larger than 0.2°C and therefore, in many cases, dominate the overall system measurement accuracy.







## 9.2.2 3-Wire RTD Measurement (-200°C to +850°C)

The ADS112C04 integrates all necessary features (such as dual-matched programmable current sources, buffered reference inputs, and a PGA) to ease the implementation of ratiometric 2-, 3-, and 4-wire RTD measurements. 
74 shows a typical implementation of a ratiometric 3-wire RTD measurement using the excitation current sources integrated in the device to excite the RTD as well as to implement automatic RTD lead-resistance compensation.




图 74. 3-Wire RTD Measurement

#### 9.2.2.1 Design Requirements

表 26. Design Requirements

DESIGN PARAMETER	VALUE
Supply voltage	3.3 V
Update rate	20 readings per second
RTD type	3-wire Pt100
Maximum RTD lead resistance	15 Ω
RTD excitation current	500 μΑ
Temperature measurement range	-200°C to +850°C
Measurement accuracy at T <sub>A</sub> = 25°C <sup>(1)</sup>	±0.2°C

<sup>(1)</sup> Not accounting for the error of RTD; offset calibration is performed with  $R_{RTD}$  = 100  $\Omega$ ; no gain calibration.

## 9.2.2.2 Detailed Design Procedure

The circuit in \$\mathbb{Z}\$ 74 employs a ratiometric measurement approach. In other words, the sensor signal (that is, the voltage across the RTD in this case) and the reference voltage for the ADC are derived from the same excitation source. Therefore, errors resulting from temperature drift or noise of the excitation source cancel out because these errors are common to both the sensor signal and the reference.



In order to implement a ratiometric 3-wire RTD measurement using the device, IDAC1 is routed to one of the leads of the RTD and IDAC2 is routed to the second RTD lead. Both currents have the same value, which is programmable by the IDAC[2:0] bits in the configuration register. The design of the device ensures that both IDAC values are closely matched, even across temperature. The sum of both currents flows through a precision, low-drift reference resistor,  $R_{REF}$ . The voltage,  $V_{REF}$ , generated across the reference resistor (as shown in 公式 11) is used as the ADC reference voltage. 公式 11 reduces to 公式 12 because  $I_{IDAC1} = I_{IDAC2}$ .

$$V_{REF} = (I_{IDAC1} + I_{IDAC2}) \cdot R_{REF}$$
(11)

$$V_{REF} = 2 \cdot I_{IDAC1} \cdot R_{REF} \tag{12}$$

To simplify the following discussion, the individual lead resistance values of the RTD ( $R_{LEADx}$ ) are set to zero. As 公式 13 shows, only IDAC1 excites the RTD to produce a voltage ( $V_{RTD}$ ) proportional to the temperature-dependent RTD value and the IDAC1 value.

$$V_{RTD} = R_{RTD (at temperature)} \cdot I_{IDAC1}$$
 (13)

The device internally amplifies the voltage across the RTD using the PGA and compares the resulting voltage against the reference voltage to produce a digital output code proportional to 公式 14 through 公式 16:

$$Code \propto V_{RTD} \cdot Gain / V_{REF}$$
 (14)

Code 
$$\propto (R_{RTD (at temperature)} \cdot I_{IDAC1} \cdot Gain) / (2 \cdot I_{IDAC1} \cdot R_{REF})$$
 (15)

$$Code \propto (R_{RTD (at temperature)} \cdot Gain) / (2 \cdot R_{REF})$$
(16)

As shown in  $\triangle$ 式 16, the output code only depends on the value of the RTD, the PGA gain, and the reference resistor (R<sub>REF</sub>), but not on the IDAC1 value. The absolute accuracy and temperature drift of the excitation current therefore does not matter. However, because the value of the reference resistor directly affects the measurement result, choosing a reference resistor with a very low temperature coefficient is important to limit errors introduced by the temperature drift of R<sub>REF</sub>.

The second IDAC2 is used to compensate for errors introduced by the voltage drop across the lead resistance of the RTD. All three leads of a 3-wire RTD typically have the same length and, thus, the same lead resistance. Also, IDAC1 and IDAC2 have the same value. Taking the lead resistance into account, use  $\Delta \lesssim 17$  to calculate the differential voltage ( $V_{IN}$ ) across the ADC inputs (AIN0 and AIN1):

$$V_{IN} = I_{IDAC1} \cdot (R_{RTD} + R_{LEAD1}) - I_{IDAC2} \cdot R_{LEAD2}$$

$$\tag{17}$$

公式 17 reduces to 公式 18 when  $R_{LEAD1} = R_{LEAD2}$  and  $I_{IDAC1} = I_{IDAC2}$ :

$$V_{IN} = I_{IDAC1} \cdot R_{RTD} \tag{18}$$

In other words, the measurement error resulting from the voltage drop across the RTD lead resistance is compensated, as long as the lead resistance values and the IDAC values are well matched.

A first-order differential and common-mode RC filter ( $R_{F1}$ ,  $R_{F2}$ ,  $C_{DIF1}$ ,  $C_{CM1}$ , and  $C_{CM2}$ ) is placed on the ADC inputs, as well as on the reference inputs ( $R_{F3}$ ,  $R_{F4}$ ,  $C_{DIF2}$ ,  $C_{CM3}$ , and  $C_{CM4}$ ). The same guidelines for designing the input filter apply as described in the *K-Type Thermocouple Measurement* section. Match the corner frequencies of the input and reference filter for best performance. For more detailed information on matching the input and reference filter, see the *RTD Ratiometric Measurements and Filtering Using the ADS1148 and ADS1248* application report.

The reference resistor R<sub>REF</sub> not only serves to generate the reference voltage for the device, but also sets the voltages at the leads of the RTD to within the specified absolute input voltage range of the PGA.

When designing the circuit, care must also be taken to meet the compliance voltage requirement of the IDACs. The IDACs require that the maximum voltage drop developed across the current path to AVSS be equal to or less than AVDD -0.9 V in order to operate accurately. This requirement means that 公式 19 must be met at all times.

$$AVSS + I_{IDAC1} \cdot (R_{LEAD1} + R_{RTD}) + (I_{IDAC1} + I_{IDAC2}) \cdot (R_{LEAD3} + R_{REF}) \le AVDD - 0.9 V$$
(19)

The device also offers the possibility to route the IDACs to the same inputs used for measurement. If the filter resistor values  $R_{F1}$  and  $R_{F2}$  in  $\ensuremath{\,\mathbb{Z}}$  74 are small enough and well matched, then IDAC1 can be routed to AIN1 and IDAC2 to AIN0. In this manner, even two 3-wire RTDs sharing the same reference resistor can be measured with a single device.



As stated in  $\frac{1}{8}$  26, this design example discusses the implementation of a 3-wire Pt100 measurement to be used to measure temperatures ranging from  $-200^{\circ}\text{C}$  to  $+850^{\circ}\text{C}$ . The excitation current for the Pt100 is chosen as  $I_{\text{IDAC1}} = 500~\mu\text{A}$ , which means a combined current of 1 mA is flowing through the reference resistor,  $R_{\text{REF}}$ . As mentioned previously, besides creating the reference voltage for the ADS112C04, the voltage across  $R_{\text{REF}}$  also sets the absolute input voltages for the RTD measurement. In general, choose the largest reference voltage possible that maintains the compliance voltage of the IDACs and meets the absolute input voltage requirement of the PGA. Setting the common-mode voltage at or near half the analog supply (in this case 3.3 V / 2 = 1.65 V) in most cases satisfies the absolute input voltage requirements of the PGA.  $\Delta$  20 is then used to calculate the value for  $R_{\text{REF}}$ :

$$R_{REF} = V_{REF} / (I_{IDAC1} + I_{IDAC2}) = 1.65 \text{ V} / 1 \text{ mA} = 1.65 \text{ k}\Omega$$
(20)

The stability of  $R_{REF}$  is critical to achieve good measurement accuracy over temperature and time. Choosing a reference resistor with a temperature coefficient of  $\pm 10$  ppm/°C or better is advisable. If a 1.65-k $\Omega$  value is not readily available, another value near 1.65 k $\Omega$  (such as 1.62 k $\Omega$  or 1.69 k $\Omega$ ) can certainly be used as well.

As a last step, the PGA gain must be selected in order to match the maximum input signal to the FSR of the ADC. The resistance of a Pt100 increases with temperature. Therefore, the maximum voltage to be measured  $(V_{INMAX})$  occurs at the positive temperature extreme. At 850°C, a Pt100 has an equivalent resistance of approximately 391  $\Omega$  as per the NIST tables. The voltage across the Pt100 equates to  $\Delta \pm 21$ :

$$V_{INMAX} = V_{RTD (at 850^{\circ}C)} = R_{RTD (at 850^{\circ}C)} \cdot I_{IDAC1} = 391 \Omega \cdot 500 \ \mu A = 195.5 \ mV \tag{21}$$

The maximum gain that can be applied when using a 1.65-V reference is then calculated as (1.65 V / 195.5 mV) = 8.4. The next smaller PGA gain setting available in the ADS112C04 is 8. At a gain of 8, the ADS112C04 offers a FSR value as described in 公式 22:

$$FSR = \pm V_{REF} / Gain = \pm 1.65 \text{ V} / 8 = \pm 206.25 \text{ mV}$$
 (22)

This range allows for margin with respect to initial accuracy and drift of the IDACs and reference resistor.

After selecting the values for the IDACs, R<sub>REF</sub>, and PGA gain, make sure to double check that the settings meet the absolute input voltage requirements of the PGA and the compliance voltage of the IDACs. To determine the true absolute input voltages at the ADC inputs (AIN0 and AIN1), the lead resistance must be taken into account as well.

The smallest absolute input voltage occurs on AIN0 at the lowest measurement temperature (-200°C) with  $R_{LEADx} = 0 \Omega$ , and is equal to  $V_{REF} = 1.65 \text{ V}$ .

The minimum absolute input voltage must not exceed the limit set in 公式 7 to meet 公式 23:

$$V_{AINO (MIN)} \ge AVSS + 0.2 \text{ V} + |V_{INMAX}| \cdot (Gain - 4) / 8 = 0 \text{ V} + 0.2 \text{ V} + 97.75 \text{ mV} = 297.75 \text{ mV}$$
 (23)

The restriction is satisfied with  $V_{AIN0} = 1.65 \text{ V}$ .

The largest absolute input voltage (calculated using 公式 24 and 公式 25) occurs on AIN1 at the highest measurement temperature (850°C).

$$V_{AIN1 (MAX)} = V_{REF} + (I_{IDAC1} + I_{IDAC2}) \cdot R_{LEAD3} + I_{IDAC1} \cdot (R_{LEAD1} + R_{RTD (at 850^{\circ}C)})$$
(24)

$$V_{AIN1 (MAX)} = 1.65 \text{ V} + 1 \text{ mA} \cdot 15 \Omega + 500 \mu \text{A} \cdot (15 \Omega + 391 \Omega) = 1.868 \text{ V}$$
 (25)

V<sub>AIN1 (MAX)</sub> meets the requirement given by 公式 7 and equates to 公式 26 in this design:

$$V_{AINP (MAX)} \le AVDD - 0.2 V - |V_{INMAX}| \cdot (Gain - 4) / 8 = 3.3 V - 0.2 V - 97.75 mV = 3.002 V$$
 (26)

The restriction on the compliance voltage (AVDD -0.9 V = 3.3 V - 0.9 V = 2.4 V) of IDAC1 is met as well.

表 27 shows the register settings for this design.

#### 表 27. Register Settings

REGISTER	SETTING	DESCRIPTION
00h	36h	AIN <sub>P</sub> = AIN1, AIN <sub>N</sub> = AIN0, gain = 8, PGA enabled
01h	0Ah	DR = 20 SPS, normal mode, continuous conversion mode, external reference
02h	55h	Conversion data counter disabled, data integrity disabled, burnout current sources disabled, IDAC = 500 µA
03h	70h	IDAC1 = AIN2, IDAC2 = AIN3



#### 9.2.2.2.1 Design Variations for 2-Wire and 4-Wire RTD Measurements

Implementing a 2- or 4-wire RTD measurement is very similar to the 3-wire RTD measurement illustrated in 8 74, except that only one IDAC is required.

图 75 shows a typical circuit implementation of a 2-wire RTD measurement. The main difference compared to a 3-wire RTD measurement is with respect to the lead resistance compensation. The voltage drop across the lead resistors,  $R_{LEAD1}$  and  $R_{LEAD2}$ , in this configuration is directly part of the measurement (as shown in 公式 27) because there is no means to compensate the lead resistance by use of the second current source. Any compensation must be done by calibration.

$$V_{IN} = I_{IDAC1} \cdot (R_{LEAD1} + R_{RTD} + R_{LEAD2}) \tag{27}$$




图 75. 2-Wire RTD Measurement

 $\overline{8}$  76 shows a typical circuit implementation of a 4-wire RTD measurement. Similar to the 2-wire RTD measurement, only one IDAC is required for exciting and measuring a 4-wire RTD in a ratiometric manner. The main benefit of using a 4-wire RTD is that the ADC inputs are connected to the RTD in the form of a Kelvin connection. Apart from the input leakage currents of the ADC, there is no current flow through the lead resistors  $R_{LEAD2}$  and  $R_{LEAD3}$  and therefore no voltage drop is created across them. The voltage at the ADC inputs consequently equals the voltage across the RTD and the lead resistance is of no concern.




图 76. 4-Wire RTD Measurement



As shown in  $\triangle$ 式 28, the transfer function of a 2- and 4-wire RTD measurement differs compared to the one of a 3-wire RTD measurement by a factor of 2 because only one IDAC is used and only one IDAC flows through the reference resistor,  $R_{RFF}$ .


Code 
$$\propto (R_{RTD (at Temperature)} \cdot Gain) / R_{REF}$$
 (28)


In addition, the input common-mode voltage and reference voltage is reduced compared to the 3-wire RTD configuration. Therefore, some further modifications may be required in case the 3-wire RTD design is used to measure 2- and 4-wire RTDs as well. If the decreased absolute input voltages does not meet the minimum absolute voltage requirements of the PGA anymore, either increase the value of  $R_{REF}$  by switching in a larger resistor or, alternatively, increase the excitation current and decrease the gain at the same time.

## 9.2.2.3 Application Curves

图 77 and 图 78 show the measurement results. The measurements are taken at  $T_A = 25$ °C. A system offset calibration is performed using a reference resistor of 100  $\Omega$ . No gain calibration is implemented. The data in 图 77 are taken using precision resistors instead of a 3-wire Pt100. The respective temperature measurement error in 图 78 is calculated from the data in 图 77 using the NIST tables.

The design meets the required temperature measurement accuracy given in 表 26. However, the measurement error shown in 图 78 does not include the error of the RTD itself.








## 9.2.3 Resistive Bridge Measurement

The device offers several features to ease the implementation of ratiometric bridge measurements (such as a PGA with gains up to 128, buffered, and differential reference inputs).



(1) Connect reference inputs directly to the bridge excitation voltage through Kelvin connections.

## 图 79. Resistive Bridge Measurement

#### 9.2.3.1 Design Requirements

**DESIGN PARAMETER VALUE** 5.0 V Analog supply voltage 3.3 V Digital supply voltage Load cell type 4-wire load cell Load cell maximum capacity 1 kg Load cell sensitivity 3 mV/V **Excitation voltage** 5 V 8000 Noise-free counts

表 28. Design Requirements

## 9.2.3.2 Detailed Design Procedure

As shown in 279, the bridge excitation voltage is simultaneously used as the reference voltage for the ADC to implement a ratiometric bridge measurement. With this configuration, any drift in excitation voltage also shows up on the reference voltage, consequently canceling out drift error. Either the dedicated reference inputs can be used, or the analog supply can be used as the reference if the supply is used to excite the bridge.

The PGA offers gains up to 128, which helps amplify the small differential bridge output signal to make optimal use of the ADC full-scale range. Using a symmetrical bridge with the excitation voltage equal to the supply voltage of the device ensures that the output signal of the bridge meets the absolute input voltage requirement of the PGA.

Using a 3-mV/V load cell with a 5-V excitation yields a maximum differential voltage at the ADC inputs of  $V_{INMAX}$  = 15 mV at maximum load.  $\triangle \vec{x}$  29 then calculates the maximum gain that can be used.

Gain 
$$\leq V_{RFF} / V_{INMAX} = 5 \text{ V} / 15 \text{ mV} = 333.3$$
 (29)

Accordingly, gain = 128 is used in this example.



A first-order differential and common-mode RC filter ( $R_{F1}$ ,  $R_{F2}$ ,  $C_{DIF1}$ ,  $C_{CM1}$ , and  $C_{CM2}$ ) is placed on the ADC inputs. The reference has an additional capacitor  $C_{DIF2}$  to limit reference noise. Care must be taken to maintain a limited amount of filtering or the measurement is no longer ratiometric.

The device is capable of 16-bit, noise-free resolution using a gain of 128 at 20 SPS for the specified reference voltage. Accordingly, the device is able to resolve signals as small as one LSB. Use 公式 30 to calculate the LSB size:

1 LSB = 
$$(2 \cdot V_{REF} / Gain) / 2^{16} = (2 \cdot 5.0 \text{ V} / 128) / 2^{16} = 1.192 \,\mu\text{V}$$
 (30)

To find the total number of counts available for the bridge measurement, the maximum output voltage is divided by the LSB value. Dividing 10 mV by 1.192  $\mu$ V equates to 8389 total counts available, which meets the design parameter of 8000 counts.

表 29 shows the register settings for this design.

表 29. Register Settings

REGISTER	SETTING	DESCRIPTION
00h	4Eh	AIN <sub>P</sub> = AIN1, AIN <sub>N</sub> = AIN2, gain = 128, PGA enabled
01h	0Ah	DR = 20 SPS, normal mode, continuous conversion mode, external reference
02h	98h	Conversion data counter disabled, data integrity disabled, burnout current sources disabled, IDACs off
03h	00h	No IDACs used



## 10 Power Supply Recommendations


The device requires two power supplies: analog (AVDD, AVSS) and digital (DVDD, DGND). The analog power supply can be bipolar (for example, AVDD = 2.5 V, AVSS = -2.5 V) or unipolar (for example, AVDD = 3.3 V, AVSS = 0 V) and is independent of the digital power supply. The digital supply sets the digital I/O levels.

## 10.1 Power-Supply Sequencing

The power supplies can be sequenced in any order, but in no case must any analog or digital inputs exceed the respective analog or digital power-supply voltage and current limits. Wait approximately 500 µs after all power supplies are stabilized before communicating with the device to allow the power-on reset process to complete.

## 10.2 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum performance. As shown in 80 and 81, AVDD, AVSS (when using a bipolar supply), and DVDD must be decoupled with at least a  $0.1-\mu F$  capacitor. Place the bypass capacitors as close to the power-supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes. Connect analog and digital grounds together as close to the device as possible.








图 81. Bipolar Analog Power Supply

## 11 Layout

## 11.1 Layout Guidelines

Employing best design practices is recommended when laying out a printed-circuit board (PCB) for both analog and digital components. This recommendation generally means that the layout separates analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. 图 82 shows an example of good component placement. Although 图 82 provides a good example of component placement, the best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.




图 82. System Component Placement

The following basic recommendations for layout of the ADS112C04 help achieve the best possible performance of the ADC. A good design can be ruined with a bad circuit layout.

- Separate analog and digital signals. To start, partition the board into analog and digital sections where the layout permits. Routing digital lines away from analog lines prevents digital noise from coupling back into analog signals.
- The ground plane can be split into an analog plane (AGND) and digital plane (DGND), but is not necessary. Place digital signals over the digital plane, and analog signals over the analog plane. As a final step in the layout, the split between the analog and digital grounds must be connected to together at the ADC.
- Fill void areas on signal layers with ground fill.
- Provide good ground return paths. Signal return currents flow on the path of least impedance. If the ground
  plane is cut or has other traces that block the current from flowing right next to the signal trace, another path
  must be found to return to the source and complete the circuit. If forced into a larger path, the chance that the
  signal radiates increases. Sensitive signals are more susceptible to EMI interference.
- Use bypass capacitors on supplies to reduce high-frequency noise. Do not place vias between bypass capacitors and the active device. Placing the bypass capacitors on the same layer as close to the active device yields the best results.
- Consider the resistance and inductance of the routing. Often, traces for the inputs have resistances that react
  with the input bias current and cause an added error voltage. Reducing the loop area enclosed by the source
  signal and the return current reduces the inductance in the path. Reducing the inductance reduces the EMI
  pickup and reduces the high-frequency impedance at the input of the device.
- Watch for parasitic thermocouples in the layout. Dissimilar metals going from each analog input to the sensor
  can create a parasitic thermocouple that can add an offset to the measurement. Differential inputs must be
  matched for both the inputs going to the measurement source.
- Analog inputs with differential connections must have a capacitor placed differentially across the inputs. Best
  input combinations for differential measurements use adjacent analog input lines (such as AIN0, AIN1 and
  AIN2, AIN3). The differential capacitors must be of high quality. The best ceramic chip capacitors are COG
  (NPO) that have stable properties and low noise characteristics.



# 11.2 Layout Example




图 83. Layout Example



## 12 器件和文档支持

#### 12.1 器件支持

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

## 12.2 文档支持

#### 12.2.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 《REF50xx 低噪声、极低漂移、精密电压基准》数据表
- 德州仪器 (TI), 《具有 AB 类输出的 LM94022/-Q1 1.5V、SC70、多增益模拟温度传感器》 数据表
- 德州仪器 (TI), 《使用 ADS1148 和 ADS1248 进行 RTD 比例测量和滤波》 应用报告
- 德州仪器 (TI), 《使用精密 Δ-Σ ADC 的低成本、单芯片差分温度测量解决方案》 技术手册

## 12.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 71 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 12.5 商标

E2E is a trademark of Texas Instruments.

NXP Semiconductors is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.

#### 12.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

**ESD** 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 12.7 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ADS112C04IPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS112C	Samples
ADS112C04IPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS112C	Samples
ADS112C04IRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	112C	Samples
ADS112C04IRTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	112C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jan-2021

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficults are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS112C04IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ADS112C04IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
ADS112C04IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2

www.ti.com 8-Jan-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS112C04IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
ADS112C04IRTER	WQFN	RTE	16	3000	367.0	367.0	38.0
ADS112C04IRTET	WQFN	RTE	16	250	213.0	191.0	35.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



# RTE (S-PWQFN-N16)


## PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-5/U 08/15

NOTE: A. All linear dimensions are in millimeters



# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



## 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司