

















**UCD9090** 

ZHCS051D - APRIL 2011 - REVISED MARCH 2019

# 支持 ACPI 的 UCD9090 10 轨电源序列发生器和监控器

## 特性

- 可对 10 个电压轨进行监控和排序
  - 所有电压轨每 400us 进行一次采样
  - 具有 2.5V、0.5% 内部 V<sub>REF</sub> 的 12 位 ADC
  - 排序基于时间、电压轨及引脚相关性
  - 每个监控器具有4个可编程欠压和过压阈值
- 每个监控器可提供非易失性误差及峰值日志记录 (多达 30 个故障详细条目)
- 针对 10 个电压轨的闭环裕度调节能力
  - 裕度输出可调节轨电压以匹配用户定义的裕度阈
- 可编程的看门狗计时器和系统复位
- 灵活的数字 I/O 配置
- 引脚选择电压轨状态
- 级联多个器件
- 多相位 PWM 时钟发生器
  - 时钟频率为 15.259kHz 至 125MHz
  - 能够为同步开关模式电源配置独立的时钟输出
- JTAG和I<sup>2</sup>C/SMBus/PMBus™接口

## 2 应用

- 工业和自动测试设备 (ATE)
- 电信及网络设备
- 服务器和存储系统
- 任何需要对多个电源轨进行排序和监控的系统

## 3 说明

UCD9090 是一款 10 轨 PMBus/I<sup>2</sup>C 可寻址电源排序器 和监控器。该器件集成了一个 12 位 ADC,可监控多 达 10 个电源电压输入。23 个 GPIO 引脚可用于电源 启用、加电复位信号、外部中断、级联或其他系统功 能。其中的 10 个引脚提供 PWM 功能。利用这些引 脚, UCD9090 可支持裕度调节以及通用 PWM 功能。

运用引脚选择电压轨状态功能可实现特定的电源状态。 该功能允许使用多达3个GPI来启用和停用任意电压 轨。对于执行系统低功耗模式及用于硬件设备的高级配 置和电源接口 (ACPI) 规范而言,这一点是很有用处 的。


TI Fusion Digital Power™设计人员软件提供了器件配 置。这款基于 PC 的用户界面 (UI) 提供了用于配置、 存储和监控所有系统运行参数的直观界面。

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
UCD9090	VQFN (48)	7.00mm × 7.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附

### 典型应用



Copyright © 2016, Texas Instruments Incorporated



1	特性 1	7.4	Device Functional Modes	17
2	应用1	7.5	Programming	37
3			olication and Implementation	
4	修订历史记录	8.1	Application Information	41
5	Pin Configuration and Functions	8.2	Typical Application	42
6	Specifications	9 Pov	ver Supply Recommendations	45
•	6.1 Absolute Maximum Ratings	10 Lay	out	45
	6.2 ESD Ratings	10.1	Layout Guidelines	45
	6.3 Recommended Operating Conditions	10.2	2 Layout Example	46
	6.4 Thermal Information	11 器件	<b>‡和文档支持</b>	48
	6.5 Electrical Characteristics	11.1	文档支持	48
	6.6 I <sup>2</sup> C/Smbus/PMBus Timing Requirements	11.2	2 接收文档更新通知	48
	6.7 Typical Characteristics9	11.3	3 社区资源	48
7	Detailed Description 10	11.4	1.4.14	
	7.1 Overview 10	11.5		
	7.2 Functional Block Diagram 10	11.6		
	7.3 Feature Description11	12 机柄	成、封装和可订购信息	48

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

CI	nanges from Revision C (August 2016) to Revision D	Page
•	Changed Bus free time between start and stop specifications minimum from "4.7 μs" to "1.3 μs" in β C/Smbus/PMBus Timing Requirements section	8
•	Changed Hold time after (repeated) start, Repeated-start setup time, Stop setup time, and Clock high period specifications minimum from "0.26 μs" to "0.6 μs" in <sup>β</sup> C/Smbus/PMBus Timing Requirements section	8
•	Changed Data setup time specification minimum from "50 ns" to "100 ns" in PC/Smbus/PMBus Timing Requirements section	8
•	Changed Clock low period specification minimum from "0.5 μs" to "1.3 μs" in <i>PC/Smbus/PMBus Timing</i> Requirements section	8
•	Changed Clock/data fall time specification maximum from "120 ns" to "300 ns" in PC/Smbus/PMBus Timing Requirements section	8
•	Added Total capacitance of one bus line specification to PC/Smbus/PMBus Timing Requirements section	8
•	Clarified instructions in <i>Programming</i> section	37
•	Updated Table 10	40
•	Clarified Full Configuration Update While in Normal Mode section	40
•	Added steps 6 through 9 in Design Requirements section	43
CI	nanges from Revision B (December 2015) to Revision C	Page
•	已添加 向特性 部分添加了级联多个器件的特性	1
•	Updated Fault Responses and Alert Processing section	22
•	Added Cascading Multiple Devices section	28
•	Updated Device Reset section	36
•	已添加 接收文档更新通知 部分	48




CI	hanges from Revision A (August 2011) to Revision B	Page
•	已添加 添加了 <i>引脚配置和功能</i> 部分、 <b>ESD</b> 额定值 表、特性 说明部分,器件功能模式,应用和实施部分,电源相关建 议部分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分	
•	Changed minimum storage temperature from -40 to -55	6
•	Changed the Functional Block Diagram	10
•	Deleted the second paragraph under Monitoring section	19
•	Updated Voltage Monitoring section	19
•	Updated pin numbers in GPIO Pin Configuration Options table.	25
•	Updated first item in the GPI Special Functions section.	28
•	Updated last sentence in Power-Supply Enables section.	28
•	Updated JTAG INTERFACE section	37
•	Updated Programming section	39



## 5 Pin Configuration and Functions

#### **NOTE**

The number of configurable rails is a maximum of 10. The number of configurable general purpose input (GPI) pins is a maximum of 8. The number of configurable Boolean logic general purpose output (GPO) pins is a maximum of 10.



**Pin Functions** 

PIN		T)/DE	DECORIDEION		
NAME	NO.	TYPE	DESCRIPTION		
ANALOG MONITOR	INPUTS				
MON1	1	1	Analog input (0 V – 2.5 V)		
MON2	2	1	Analog input (0 V – 2.5 V)		
MON3	38	1	Analog input (0 V – 2.5 V)		
MON4	39	I	Analog input (0 V – 2.5 V)		
MON5	40	I	Analog input (0 V – 2.5 V)		
MON6	41	1	Analog input (0 V – 2.5 V)		
MON7	42	1	Analog input (0 V – 2.5 V)		
MON8	45	1	Analog input (0 V – 2.5 V)		
MON9	46	I	Analog input (0 V – 2.5 V)		
MON10	48	I	Analog input (0 V – 2.5 V)		



# Pin Functions (continued)

NAME   NO.   NO.   I   Analog input (0.2 V - 2.5 V)	PIN		->	DECORIDATION	
GPIO1	NAME	NO.	TYPE	DESCRIPTION	
GPIO1	MON11	37	ı	Analog input (0.2 V – 2.5 V)	
GPICQ   5	GPIO				
GPIO3   6	GPIO1	4	I/O	General-purpose discrete input-output	
GPIC04	GPIO2	5	I/O	General-purpose discrete input-output	
GPIO13	GPIO3	6	I/O	General-purpose discrete input-output	
GPIO14	GPIO4	7	I/O	General-purpose discrete input-output	
GPIO15	GPIO13	18	I/O	General-purpose discrete input-output	
GPIO16   25   I/O   General-purpose discrete input-output	GPIO14	21	I/O	General-purpose discrete input-output	
PWM OUTPUTS	GPIO15	24	I/O	General-purpose discrete input-output	
PWM OUTPUTS	GPIO16	25	I/O	General-purpose discrete input-output	
FPWM1/GPIOS	GPIO17	26	I/O	General-purpose discrete input-output	
FPWM2/GPIO6	PWM OUTPUTS				
FPWM3/GPIO7   12	FPWM1/GPIO5	10	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO	
FPWM4/GPIO8	FPWM2/GPIO6	11	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO	
FPWM5/GPIO9         14         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           FPWM6/GPIO10         15         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           FPWM8/GPIO11         16         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           FPWM8/GPIO12         17         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           PWM1/GPI1         22         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PWM2/GPI2         23         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PMBus COMM INTERFACE         PWM (0.93 Hz to 7.8125 MHz) or GPI           PMBus CLK         8         I/O         PMBus data (must have pullup to 3.3 V)           PMBus_DATA         9         I/O         PMBus data (must have pullup to 3.3 V)           PMBus_CNTRL         19         O         PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)           PMBus_ADDR0         44         1         PMBus analog address input. Least-significant address bit           PMBus_ADDR1         43         1         PMBus analog address input. Most-significant address bit           JTAG         TCK/GPIO18         27         I/O         Test clock or GPIO           TDI/GPIO20         29         I/O         Test data out or GPIO	FPWM3/GPIO7	12	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO	
FPWM6/GPIO10         15         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           FPWM7/GPIO11         16         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           FPWM8/GPIO12         17         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           PWM1/GPI         22         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PWM2/GPI2         23         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PMBus COMM INTERFACE         I/O         PMBus clock (must have pullup to 3.3 V)           PMBus_CLK         8         I/O         PMBus clock (must have pullup to 3.3 V)           PMBus_DATA         9         I/O         PMBus data (must have pullup to 3.3 V)           PMBus_ALERT         19         O         PMBus control           PMBus_ADDR0         44         I         PMBus canalog address input. Least-significant address bit           PMBus_ADDR1         43         I         PMBus analog address input. Most-significant address bit           JTAG         TCK/GPIO18         27         I/O         Test clock or GPIO           TDI/GPIO20         29         I/O         Test data out or GPIO           TRST         31         I         Test reset - tie to ground with 10-kΩ resistor) or GPIO <td< td=""><td>FPWM4/GPIO8</td><td>13</td><td>I/O/PWM</td><td>PWM (15.259 kHz to 125 MHz) or GPIO</td></td<>	FPWM4/GPIO8	13	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO	
FPWM7/GPIO11         16         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           FPWM8/GPIO12         17         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           PWM1/GPI1         22         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PWM2/GPI2         23         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PMBus COMM INTERFACE         VMM         PMBus clock (must have pullup to 3.3 V)           PMBus_CATA         9         I/O         PMBus data (must have pullup to 3.3 V)           PMBus_DATA         9         I/O         PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)           PMBus_CNTRL         20         1         PMBus control           PMBus_ADDR0         44         1         PMBus analog address input. Least-significant address bit           PMBus_ADDR1         43         1         PMBus analog address input. Most-significant address bit           JTAG         TCK/GPIO18         27         I/O         Test clock or GPIO           TDO/GPI019         28         I/O         Test data out or GPIO           TMS/GPIO21         30         I/O         Test data in (tile to V <sub>dd</sub> with 10-kΩ resistor) or GPIO           TRST         31         1         Test reset – tie to ground with 10-kΩ resist	FPWM5/GPIO9	14	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO	
FPWM8/GPIO12         17         I/O/PWM         PWM (15.259 kHz to 125 MHz) or GPIO           PWM1/GPI1         22         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PWM2/GPI2         23         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PMBUS COMM INTERFACE           PMBUS_CLK         8         I/O         PMBus clock (must have pullup to 3.3 V)           PMBUS_DATA         9         I/O         PMBus ala (must have pullup to 3.3 V)           PMBUS_CNTRL         19         O         PMBus alart, active-low, open-drain output (must have pullup to 3.3 V)           PMBUS_CNTRL         20         I         PMBus control           PMBus_ADDR0         44         I         PMBus analog address input. Least-significant address bit           PMBus_ADDR1         43         I         PMBus analog address input. Most-significant address bit           JTAG           TCK/GPIO18         27         I/O         Test clock or GPIO           TDO/GPIO19         28         I/O         Test data out or GPIO           TMS/GPIO21         30         I/O         Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO           TRST         31         I         Test reset – tie to ground with 10-kΩ resistor)	FPWM6/GPIO10	15	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO	
PWM1/GPI1         22         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PWM2/GPI2         23         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PMBus COMM INTERFACE         PMBus_CLK         8         I/O         PMBus clock (must have pullup to 3.3 V)           PMBus_DATA         9         I/O         PMBus data (must have pullup to 3.3 V)           PMBus_ALERT         19         O         PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)           PMBus_CNTRL         20         I         PMBus control           PMBus_ADDR0         44         I         PMBus analog address input. Least-significant address bit           PMBus_ADDR1         43         I         PMBus analog address input. Most-significant address bit           JTAG           TCK/GPI018         27         I/O         Test clock or GPIO           TDV/GPI020         29         I/O         Test data out or GPIO           TMS/GPI021         30         I/O         Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO           TRST         31         I         Test reset – tie to ground with 10-kΩ resistor           INPUT POWER AND GROUNDS         RESET         3         Active-low device reset input. Hold low for at least 2 μ	FPWM7/GPIO11	16	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO	
PWM2/GPI2         23         I/PWM         PWM (0.93 Hz to 7.8125 MHz) or GPI           PMBus COMM INTERFACE           PMBus_CLK         8         I/O         PMBus clock (must have pullup to 3.3 V)           PMBus_DATA         9         I/O         PMBus data (must have pullup to 3.3 V)           PMBus_ALERT         19         O         PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)           PMBus_CNTRL         20         I         PMBus control           PMBus_ADDR0         44         I         PMBus analog address input. Least-significant address bit           PMBus_ADDR1         43         I         PMBus analog address input. Most-significant address bit           JTAG           TCK/GPIO18         27         I/O         Test clock or GPIO           TDO/GPIO19         28         I/O         Test data out or GPIO           TDI/GPIO20         29         I/O         Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO           TRST         31         I         Test reset – tie to ground with 10-kΩ resistor           INPUT POWER AND GROUNDS         RESET         3         Active-low device reset input. Hold low for at least 2 μs to reset the device.           V33A         34         —         Analog 3.3-V suppl	FPWM8/GPIO12	17	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO	
PMBus COMM INTERFACE           PMBus_CLK         8         I/O         PMBus clock (must have pullup to 3.3 V)           PMBus_DATA         9         I/O         PMBus data (must have pullup to 3.3 V)           PMBus_ALERT         19         0         PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)           PMBus_CNTRL         20         1         PMBus control           PMBus_ADDR0         44         1         PMBus analog address input. Least-significant address bit           PMBus_ADDR1         43         1         PMBus analog address input. Most-significant address bit           JTAG           TCK/GPIO18         27         I/O         Test clock or GPIO           TDO/GPIO19         28         I/O         Test data out or GPIO           TDI/GPIO20         29         I/O         Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO           TMS/GPIO21         30         I/O         Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO           INFUT POWER AND GROUNDS           RESET         3         Active-low device reset input. Hold low for at least 2 μs to reset the device.           V33A         34         -         Analog 3.3-V supply. Refer to the Layout Guidelines section.     <	PWM1/GPI1	22	I/PWM	PWM (0.93 Hz to 7.8125 MHz) or GPI	
PMBus_CLK         8         I/O         PMBus clock (must have pullup to 3.3 V)           PMBus_DATA         9         I/O         PMBus data (must have pullup to 3.3 V)           PMBus_ALERT         19         O         PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)           PMBus_CNTRL         20         I         PMBus control           PMBus_ADDR0         44         I         PMBus analog address input. Least-significant address bit           JTAG           TCK/GPIO18         27         I/O         Test clock or GPIO           TDI/GPIO29         28         I/O         Test data out or GPIO           TDI/GPIO20         29         I/O         Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO           TMS/GPIO21         30         I/O         Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor)           TEST         31         I         Test reset – tie to ground with 10-kΩ resistor           INPUT POWER AND GROUNDS           RESET         3         Active-low device reset input. Hold low for at least 2 μs to reset the device.           V33A         34         —         Analog 3.3-V supply. Refer to the Layout Guidelines section.           V33D         33         —         Digital	PWM2/GPI2	23	I/PWM	PWM (0.93 Hz to 7.8125 MHz) or GPI	
PMBus_DATA         9         I/O         PMBus data (must have pullup to 3.3 V)           PMBus_ALERT         19         O         PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)           PMBus_CNTRL         20         I         PMBus control           PMBus_ADDR0         44         I         PMBus analog address input. Least-significant address bit           PMBus_ADDR1         43         I         PMBus analog address input. Most-significant address bit           JTAG           TCK/GPIO18         27         I/O         Test clock or GPIO           TDO/GPIO19         28         I/O         Test data out or GPIO           TDI/GPIO20         29         I/O         Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO           TRST         31         I         Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor)           INPUT POWER AND GROUNDS           RESET         3         —         Active-low device reset input. Hold low for at least 2 μs to reset the device.           V33A         34         —         Analog 3.3-V supply. Refer to the Layout Guidelines section.           V33D         33         —         Digital core 3.3-V supply. Refer to the Layout Guidelines section.           BPCap         35	PMBus COMM INTE	RFACE			
PMBus_ALERT       19       O       PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)         PMBus_CNTRL       20       I       PMBus control         PMBus_ADDR0       44       I       PMBus analog address input. Least-significant address bit         PMBus_ADDR1       43       I       PMBus analog address input. Most-significant address bit         JTAG         TCK/GPIO18       27       I/O       Test clock or GPIO         TDO/GPIO19       28       I/O       Test data out or GPIO         TDI/GPIO20       29       I/O       Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         TMS/GPIO21       30       I/O       Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         TRST       31       I       Test reset – tie to ground with 10-kΩ resistor         INPUT POWER AND GROUNDS         RESET       3       —       Active-low device reset input. Hold low for at least 2 μs to reset the device.         V33A       34       —       Analog 3.3-V supply. Refer to the Layout Guidelines section.         V33D       33       —       Digital core 3.3-V supply. Refer to the Layout Guidelines section.         BPCap       35       —       Analog ground	PMBus_CLK	8	I/O	PMBus clock (must have pullup to 3.3 V)	
PMBus_CNTRL       20       I       PMBus control         PMBus_ADDR0       44       I       PMBus analog address input. Least-significant address bit         PMBus_ADDR1       43       I       PMBus analog address input. Most-significant address bit         JTAG         TCK/GPI018       27       I/O       Test clock or GPIO         TDO/GPI019       28       I/O       Test data out or GPIO         TDI/GPI020       29       I/O       Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         TMS/GPI021       30       I/O       Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor)         INPUT POWER AND GROUNDS         RESET       3       —       Active-low device reset input. Hold low for at least 2 μs to reset the device.         V33A       34       —       Analog 3.3-V supply. Refer to the Layout Guidelines section.         V33D       33       —       Digital core 3.3-V supply. Refer to the Layout Guidelines section.         BPCap       35       —       1.8-V bypass capacitor. Refer to the Layout Guidelines section.         AVSS1       36       —       Analog ground         AVSS2       47       —       Analog ground         DVSS       32	PMBus_DATA	9	I/O	PMBus data (must have pullup to 3.3 V)	
PMBus_ADDR0       44       I       PMBus analog address input. Least-significant address bit         PMBus_ADDR1       43       I       PMBus analog address input. Most-significant address bit         JTAG         TCK/GPIO18       27       I/O       Test clock or GPIO         TDO/GPIO19       28       I/O       Test data out or GPIO         TDI/GPIO20       29       I/O       Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         TMS/GPIO21       30       I/O       Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         TRST       31       I       Test reset – tie to ground with 10-kΩ resistor         INPUT POWER AND GROUNDS         RESET       3       —       Active-low device reset input. Hold low for at least 2 μs to reset the device.         V33A       34       —       Analog 3.3-V supply. Refer to the Layout Guidelines section.         V33D       33       —       Digital core 3.3-V supply. Refer to the Layout Guidelines section.         BPCap       35       —        1.8-V bypass capacitor. Refer to the Layout Guidelines section.         AVSS1       36       —       Analog ground         DVSS       32       —        Digital ground	PMBus_ALERT	19	0	PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)	
PMBus_ADDR1       43       I       PMBus analog address input. Most-significant address bit         JTAG         TCK/GPI018       27       I/O       Test clock or GPIO         TDO/GPI019       28       I/O       Test data out or GPIO         TDI/GPI020       29       I/O       Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         TMS/GPI021       30       I/O       Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         INPUT POWER AND GROUNDS       I       Test reset – tie to ground with 10-kΩ resistor         RESET       3       —       Active-low device reset input. Hold low for at least 2 μs to reset the device.         V33A       34       —       Analog 3.3-V supply. Refer to the Layout Guidelines section.         V33D       33       —       Digital core 3.3-V supply. Refer to the Layout Guidelines section.         BPCap       35       —       1.8-V bypass capacitor. Refer to the Layout Guidelines section.         AVSS1       36       —       Analog ground         AVSS2       47       —       Analog ground         DVSS       32       —       Digital ground	PMBus_CNTRL	20	I	PMBus control	
JTAG         TCK/GPIO18       27       I/O       Test clock or GPIO         TDD/GPIO19       28       I/O       Test data out or GPIO         TDI/GPIO20       29       I/O       Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         TMS/GPIO21       30       I/O       Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor)         INPUT POWER AND GROUNDS         RESET       3       —       Active-low device reset input. Hold low for at least 2 μs to reset the device.         V33A       34       —       Analog 3.3-V supply. Refer to the Layout Guidelines section.         V33D       33       —       Digital core 3.3-V supply. Refer to the Layout Guidelines section.         BPCap       35       —       1.8-V bypass capacitor. Refer to the Layout Guidelines section.         AVSS1       36       —       Analog ground         AVSS2       47       —       Analog ground         DVSS       32       —       Digital ground	PMBus_ADDR0	44	I	PMBus analog address input. Least-significant address bit	
TCK/GPIO18       27       I/O       Test clock or GPIO         TDO/GPIO19       28       I/O       Test data out or GPIO         TDI/GPIO20       29       I/O       Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         TMS/GPIO21       30       I/O       Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO         TRST       31       I       Test reset – tie to ground with 10-kΩ resistor         INPUT POWER AND GROUNDS       RESET       3       —       Active-low device reset input. Hold low for at least 2 μs to reset the device.         V33A       34       —       Analog 3.3-V supply. Refer to the Layout Guidelines section.         V33D       33       —       Digital core 3.3-V supply. Refer to the Layout Guidelines section.         BPCap       35       —       1.8-V bypass capacitor. Refer to the Layout Guidelines section.         AVSS1       36       —       Analog ground         AVSS2       47       —       Analog ground         DVSS       32       —       Digital ground	PMBus_ADDR1	43	I	PMBus analog address input. Most-significant address bit	
TDO/GPIO19 28 I/O Test data out or GPIO  TDI/GPIO20 29 I/O Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO  TMS/GPIO21 30 I/O Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO  TRST 31 I Test reset – tie to ground with 10-kΩ resistor  INPUT POWER AND GROUNDS  RESET 3 — Active-low device reset input. Hold low for at least 2 μs to reset the device.  V33A 34 — Analog 3.3-V supply. Refer to the Layout Guidelines section.  V33D 33 — Digital core 3.3-V supply. Refer to the Layout Guidelines section.  BPCap 35 — 1.8-V bypass capacitor. Refer to the Layout Guidelines section.  AVSS1 36 — Analog ground  AVSS2 47 — Analog ground  DVSS 32 — Digital ground	JTAG	II.			
TDI/GPIO20 29 I/O Test data in (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO TMS/GPIO21 30 I/O Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO  TRST 31 I Test reset – tie to ground with 10-kΩ resistor  INPUT POWER AND GROUNDS  RESET 3 — Active-low device reset input. Hold low for at least 2 μs to reset the device.  V33A 34 — Analog 3.3-V supply. Refer to the Layout Guidelines section.  V33D 33 — Digital core 3.3-V supply. Refer to the Layout Guidelines section.  BPCap 35 — 1.8-V bypass capacitor. Refer to the Layout Guidelines section.  AVSS1 36 — Analog ground  AVSS2 47 — Analog ground  DVSS 32 — Digital ground	TCK/GPIO18	27	I/O	Test clock or GPIO	
TMS/GPIO21 30 I/O Test mode select (tie to V <sub>dd</sub> with 10-kΩ resistor) or GPIO  TRST 31 I Test reset – tie to ground with 10-kΩ resistor  INPUT POWER AND GROUNDS  RESET 3 — Active-low device reset input. Hold low for at least 2 μs to reset the device.  V33A 34 — Analog 3.3-V supply. Refer to the Layout Guidelines section.  V33D 33 — Digital core 3.3-V supply. Refer to the Layout Guidelines section.  BPCap 35 — 1.8-V bypass capacitor. Refer to the Layout Guidelines section.  AVSS1 36 — Analog ground  AVSS2 47 — Analog ground  DVSS 32 — Digital ground	TDO/GPIO19	28	I/O	Test data out or GPIO	
TRST       31       I       Test reset – tie to ground with 10-kΩ resistor         INPUT POWER AND GROUNDS         RESET       3       —       Active-low device reset input. Hold low for at least 2 μs to reset the device.         V33A       34       —       Analog 3.3-V supply. Refer to the Layout Guidelines section.         V33D       33       —       Digital core 3.3-V supply. Refer to the Layout Guidelines section.         BPCap       35       —       1.8-V bypass capacitor. Refer to the Layout Guidelines section.         AVSS1       36       —       Analog ground         AVSS2       47       —       Analog ground         DVSS       32       —       Digital ground	TDI/GPIO20	29	I/O	Test data in (tie to $V_{dd}$ with 10-k $\Omega$ resistor) or GPIO	
INPUT POWER AND GROUNDS  RESET 3 — Active-low device reset input. Hold low for at least 2 μs to reset the device.  V33A 34 — Analog 3.3-V supply. Refer to the Layout Guidelines section.  V33D 33 — Digital core 3.3-V supply. Refer to the Layout Guidelines section.  BPCap 35 — 1.8-V bypass capacitor. Refer to the Layout Guidelines section.  AVSS1 36 — Analog ground  AVSS2 47 — Analog ground  DVSS 32 — Digital ground	TMS/GPIO21	30	I/O		
RESET       3       —       Active-low device reset input. Hold low for at least 2 μs to reset the device.         V33A       34       —       Analog 3.3-V supply. Refer to the Layout Guidelines section.         V33D       33       —       Digital core 3.3-V supply. Refer to the Layout Guidelines section.         BPCap       35       —       1.8-V bypass capacitor. Refer to the Layout Guidelines section.         AVSS1       36       —       Analog ground         AVSS2       47       —       Analog ground         DVSS       32       —       Digital ground	TRST	31	I	Test reset – tie to ground with $10-k\Omega$ resistor	
V33A       34       —       Analog 3.3-V supply. Refer to the Layout Guidelines section.         V33D       33       —       Digital core 3.3-V supply. Refer to the Layout Guidelines section.         BPCap       35       —       1.8-V bypass capacitor. Refer to the Layout Guidelines section.         AVSS1       36       —       Analog ground         AVSS2       47       —       Analog ground         DVSS       32       —       Digital ground	INPUT POWER AND	GROUNDS			
V33D     33     —     Digital core 3.3-V supply. Refer to the Layout Guidelines section.       BPCap     35     —     1.8-V bypass capacitor. Refer to the Layout Guidelines section.       AVSS1     36     —     Analog ground       AVSS2     47     —     Analog ground       DVSS     32     —     Digital ground	RESET	3	_	Active-low device reset input. Hold low for at least 2 μs to reset the device.	
V33D     33     —     Digital core 3.3-V supply. Refer to the Layout Guidelines section.       BPCap     35     —     1.8-V bypass capacitor. Refer to the Layout Guidelines section.       AVSS1     36     —     Analog ground       AVSS2     47     —     Analog ground       DVSS     32     —     Digital ground		34	_	Analog 3.3-V supply. Refer to the <i>Layout Guidelines</i> section.	
BPCap 35 — 1.8-V bypass capacitor. Refer to the <i>Layout Guidelines</i> section.  AVSS1 36 — Analog ground  AVSS2 47 — Analog ground  DVSS 32 — Digital ground		33	_		
AVSS1         36         —         Analog ground           AVSS2         47         —         Analog ground           DVSS         32         —         Digital ground		35	_		
AVSS2         47         —         Analog ground           DVSS         32         —         Digital ground	-	36	_		
DVSS 32 — Digital ground			_		
· · · · · · · · · · · · · · · · · · ·			_		
		_	_		



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Voltage applied at V33D to DV <sub>SS</sub>	-0.3	3.8	V
Voltage applied at V33A to AV <sub>SS</sub>	-0.3	3.8	V
Voltage applied to any other pin (2)	-0.3	V33A + 0.3	V
Storage temperature (T <sub>stg</sub> )	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V<sub>SS</sub>

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage during operation (V <sub>33D</sub> , V <sub>33DIO</sub> , V <sub>33A</sub> )	3	3.3	3.6	V
Operating free-air temperature, T <sub>A</sub>	-40		110	°C
Junction temperature, T <sub>J</sub>			125	°C

## 6.4 Thermal Information

		UCD9090	
	THERMAL METRIC <sup>(1)</sup>	RGZ (VQFN)	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	8.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	5.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	1.5	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	1.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
SUPPLY CURR	RENT					
I <sub>V33A</sub>		V <sub>V33A</sub> = 3.3 V		8		mA
I <sub>V33DIO</sub>		V <sub>V33DIO</sub> = 3.3 V		2		mA
I <sub>V33D</sub>	Supply current <sup>(1)</sup>	V <sub>V33D</sub> = 3.3 V		40		mA
I <sub>V33D</sub>		$V_{\text{V33D}}$ = 3.3 V, storing configuration parameters in flash memory		50		mA
ANALOG INPU	TS (MON1–MON13)					
V <sub>MON</sub>	Input voltage range	MON1-MON10	0		2.5	V
		MON11	0.2		2.5	V
INL	ADC integral nonlinearity		-4		4	LSB
DNL	ADC differential nonlinearity		-2		2	LSB
I <sub>lkg</sub>	Input leakage current	3 V applied to pin			100	nA
I <sub>OFFSET</sub>	Input offset current	1-kΩ source impedance	-5		5	μА
D	land the second second	MON1-MON10, ground reference	8			ΜΩ
R <sub>IN</sub>	Input impedance	MON11, ground reference	0.5	1.5	3	МΩ
C <sub>IN</sub>	Input capacitance				10	pF
t <sub>CONVERT</sub>	ADC sample period	12 voltages sampled, 3.89 μs/sample		400		μS
.,	ADC 2.5 V, internal reference accuracy	0°C to 125°C	-0.5%		0.5%	
$V_{REF}$		-40°C to 125°C	-1%		1%	
ANALOG INPU	T (PMBus_ADDRx)		Į.		<u> </u>	
I <sub>BIAS</sub>	Bias current for PMBus Addr pins		9		11	μА
V <sub>ADDR_OPEN</sub>	Voltage – open pin	PMBus_ADDR0, PMBus_ADDR1 open	2.26			V
V <sub>ADDR SHORT</sub>	Voltage – shorted pin	PMBus_ADDR0, PMBus_ADDR1 short to ground			0.124	V
	TS AND OUTPUTS	-				
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 6 \text{ mA}^{(2)}, V_{33DIO} = 3 \text{ V}$			Dgnd + 0.25	V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -6 \text{ mA}^{(3)}, V_{33DIO} = 3 \text{ V}$	V <sub>33DIO</sub> - 0.6			V
V <sub>IH</sub>	High-level input voltage	V <sub>33DIO</sub> = 3 V	2.1		3.6	V
V <sub>IL</sub>	Low-level input voltage	V <sub>33DIO</sub> = 3.5 V			1.4	V
MARGINING O	UTPUTS	1	1		<u> </u>	
T <sub>PWM FREQ</sub>	MARGINING-PWM frequency	FPWM1-8	15.260		125000	
		PWM1-2	0.001		7800	kHz
DUTY <sub>PWM</sub>	MARGINING-PWM duty cycle range		0%		100%	
SYSTEM PERF	ORMANCE	,				
V <sub>DD</sub> Slew	Minimum V <sub>DD</sub> slew rate	V <sub>DD</sub> slew rate between 2.3 V and 2.9 V	0.25			V/ms
V <sub>RESET</sub>	Supply voltage at which device comes out of reset	For power-on reset (POR)			2.4	٧
t <sub>RESET</sub>	Low-pulse duration needed at RESET pin	To reset device during normal operation	2			μS
f(PCLK)	Internal oscillator frequency	T <sub>A</sub> = 125°C, T <sub>A</sub> = 25°C	240	250	260	MHz
t <sub>retention</sub>	Retention of configuration parameters	T <sub>J</sub> = 25°C	100			Years
Write_Cycles	Number of nonvolatile erase/write cycles	T <sub>1</sub> = 25°C	20			K cycles

Typical supply current values are based on device programmed but not configured, and no peripherals connected to any pins. The maximum total current, I<sub>OL</sub>max, for all outputs combined, should not exceed 12 mA to hold the maximum voltage drop specified.

The maximum total current, IOHmax, for all outputs combined, should not exceed 48 mA to hold the maximum voltage drop specified.



## 6.6 I<sup>2</sup>C/Smbus/PMBus Timing Requirements

 $T_A = -40$  °C to 85 °C, 3 V <  $V_{DD}$  < 3.6 V; typical values at  $T_A = 25$  °C and  $V_{CC} = 2.5$  V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
FSMB	SMBus/PMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		400	kHz
FI2C	I <sup>2</sup> C operating frequency	Slave mode, SCL 50% duty cycle	10		400	kHz
t <sub>(BUF)</sub>	Bus free time between start and stop		1.3			μS
t <sub>(HD:STA)</sub>	Hold time after (repeated) start		0.6			μS
t <sub>(SU:STA)</sub>	Repeated-start setup time		0.6			μS
t <sub>(SU:STO)</sub>	Stop setup time		0.6			μS
t <sub>(HD:DAT)</sub>	Data hold time	Receive mode	0			ns
t <sub>(SU:DAT)</sub>	Data setup time		100			ns
t <sub>(TIMEOUT)</sub>	Error signal/detect	See <sup>(1)</sup>			35	ms
t <sub>(LOW)</sub>	Clock low period		1.3			μS
t <sub>(HIGH)</sub>	Clock high period	See (2)	0.6			μS
t <sub>(LOW:SEXT)</sub>	Cumulative clock low slave extend time	See (3)			25	ms
t <sub>f</sub>	Clock/data fall time	See <sup>(4)</sup>	20 + 0.1 Cb		300	ns
t <sub>r</sub>	Clock/data rise time	See <sup>(5)</sup>	20 + 0.1 Cb		300	ns
Cb	Total capacitance of one bus line				400	pF

- (1) The device times out when any clock low exceeds t<sub>(TIMEOUT)</sub>.
   (2) t<sub>(HIGH)</sub>, Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction that is in progress. This specification is valid when the NC\_SMB control bit remains in the default cleared state (CLK[0] = 0).
- $t_{(LOW:SEXT)}$  is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop. Fall time  $t_f = 0.9 \text{ VDD}$  to  $(V_{IL}MAX 0.15)$
- Rise time  $t_r = (V_{IL}MAX 0.15)$  to  $(V_{IH}MIN + 0.15)$




Figure 1. I<sup>2</sup>C/SMBus Timing Diagram





Figure 2. Bus Timing in Extended Mode



# 6.7 Typical Characteristics





## 7 Detailed Description

#### 7.1 Overview

Electronic systems that include CPU, DSP, micro-controller, FPGA, ASIC, and so forth can have multiple voltage rails and require certain power on/off sequences in order to function correctly. The UCD9090 can control up to 10 voltage rails and ensure correct power sequences during normal condition and fault conditions.

In addition to sequencing, UCD9090 can continuously monitor rail voltages, currents, temperatures, fault conditions, and report the system health information to a PMBus host, improving systems' long term reliability.


Also, UCD9090 can protect electronic systems by responding to power system faults. The fault responses are conveniently configured by users through the user interface of the TI Fusion Digital Power Designer software. Fault events are stored in on-chip nonvolatile flash memory with time stamp in order to assist failure analysis.

System reliability can be improved through four-corner testing during system verification. During four-corner testing, each voltage rail is required to operate at the minimum and maximum output voltages, commonly known as margining. UCD9090 can perform closed-loop margining for up to 10 voltage rails. During normal operation, UCD9090 can also actively trim DC output voltages using the same margining circuitry.

UCD9090 supports both PMBus-based and pin-based control environments. UCD9090 functions as a PMBus slave. It can communicate with PMBus host with PMBus commands, and control voltage rails accordingly. Also, UCD9090 can be controlled by up to 8 GPIO configured GPI pins. The GPIs can be used as Boolean logic input to control up to 10 logic GPO outputs. Each Logic GPO has a flexible Boolean logic builder. Input signals of the Boolean logic builder can include GPIs, other logic GPO outputs, and selectable system flags such as POWER\_GOOD, faults and warnings. A simple state machine is also available for each logic GPO pin.

UCD9090 provides additional features such as pin-selected states, system watchdog, system reset, runtime clock, peak value log, reset counter, and so on. Pin-selected states feature allows users to use up to 3 GPIs to define up to 8 rail states. These states can implement system low-power modes as set out in the Advanced Configuration and Power Interface (ACPI) specification. Other features will be introduced in the following sections of this data sheet.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



### 7.3 Feature Description

## 7.3.1 TI Fusion User Interface (UI)

The Texas Instruments *Fusion Digital Power Designer* provides device configuration. This PC-based graphical user interface (GUI) offers an intuitive I<sup>2</sup>C/PMBus interface to the device. It allows the design engineer to configure the system operating parameters for the application without directly using PMBus commands, store the configuration to on-chip nonvolatile memory, and observe system status (voltage, etc). *Fusion Digital Power Designer* is referenced throughout the data sheet as *Fusion GUI* and many sections include screenshots. The *Fusion GUI* can be downloaded from www.ti.com.

#### 7.3.2 PMBus Interface

The PMBus is a serial interface specifically designed to support power management. It is based on the SMBus interface that is built on the I²C physical specification. The UCD9090 supports revision 1.1 of the PMBus standard. Wherever possible, standard PMBus commands are used to support the function of the device. For unique features of the UCD9090, MFR\_SPECIFIC commands are defined to configure or activate those features. These commands are defined in the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* (SLVU352). The most current UCD90xxx PMBus™ Command Reference can be found within the TI Fusion Digital Power Designer software via the Help Menu (Help, Documentation & Help Center, Sequencers tab, Documentation section).

This document makes frequent mention of the PMBus specification. Specifically, this document is *PMBus Power System Management Protocol Specification Part II – Command Language*, Revision 1.1, dated 5 February 2007. The specification is published by the Power Management Bus Implementers Forum and is available from www.PMBus.org.

The UCD9090 is PMBus compliant, in accordance with the *Compliance* section of the PMBus specification. The firmware is also compliant with the SMBus 1.1 specification, including support for the SMBus ALERT function. The hardware can support either 100-kHz or 400-kHz PMBus operation.

#### 7.3.3 Rail Configuration

A rail includes voltage, a power-supply enable and a margining output. At least one must be included in a rail definition. Once the user has defined how the power-supply rails should operate in a particular system, analog input pins and GPIOs can be selected to monitor and enable each supply (Figure 6).






Figure 6. Fusion GUI Pin-Assignment Tab



After the pins have been configured, other key monitoring and sequencing criteria are selected for each rail from the Vout Config tab (Figure 7):

- Nominal operating voltage (Vout)
- Undervoltage (UV) and overvoltage (OV) warning and fault limits
- · Margin-low and margin-high values
- Power-good on and power-good off limits
- PMBus or pin-based sequencing control (On/Off Config)
- Rails and GPIs for Sequence On dependencies
- · Rails and GPIs for Sequence Off dependencies
- · Turn-on and turn-off delay timing
- Maximum time allowed for a rail to reach POWER\_GOOD\_ON or POWER\_GOOD\_OFF after being enabled or disabled
- Other rails to turn off in case of a fault on a rail (fault-shutdown slaves)




Figure 7. Fusion GUI Vour-Config Tab

The **Synchronize margins/limits/PG to Vout** checkbox is an easy way to change the nominal operating voltage of a rail and also update all of the other limits associated with that rail according to the percentages shown to the right of each entry.

The plot in the upper left section of Figure 7 shows a simulation of the overall sequence-on and sequence-off configuration, including the nominal voltage, the turnon and turnoff delay times, the power-good on and power-good off voltages and any timing dependencies between the rails.



After a rail voltage has reached its POWER\_GOOD\_ON voltage and is considered to be in regulation, it is compared against two UV and two OV thresholds in order to determine if a warning or fault limit has been exceeded. If a fault is detected, the UCD9090 responds based on a variety of flexible, user-configured options. Faults can cause rails to restart, shut down immediately, sequence off using turnoff delay times or shut down a group of rails and sequence them back on. Different types of faults can result in different responses.

Fault responses, along with a number of other parameters including user-specific manufacturing information and external scaling and offset values, are selected in the different tabs within the Configure function of the *Fusion GUI*. Once the configuration satisfies the user requirements, it can be written to device SRAM if *Fusion GUI* is connected to a UCD9090 using an I<sup>2</sup>C/PMBus. SRAM contents can then be stored to data flash memory so that the configuration remains in the device after a reset or power cycle.

The *Fusion GUI* Monitor page has a number of options, including a device dashboard and a system dashboard, for viewing and controlling device and system status.




Figure 8. Fusion GUI Monitor Page

The UCD9090 also has status registers for each rail and the capability to log faults to flash memory for use in system troubleshooting. This is helpful in the event of a power-supply or system failure. The status registers (Figure 9) and the fault log (Figure 10) are available in the *Fusion GUI*. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* (SLVU352) and the PMBus Specification for detailed descriptions of each status register and supported PMBus commands.






Figure 9. Fusion GUI Rail-Status Register






Figure 10. Fusion GUI Flash-Error Log (Logged Faults)



#### 7.4 Device Functional Modes

## 7.4.1 Power-Supply Sequencing

The UCD9090 can control the turn-on and turn-off sequencing of up to 10 voltage rails by using a GPIO to set a power-supply enable pin high or low. In PMBus-based designs, the system PMBus master can initiate a sequence-on event by asserting the PMBus\_CNTRL pin or by sending the OPERATION command over the I<sup>2</sup>C serial bus. In pin-based designs, the PMBus\_CNTRL pin can also be used to sequence-on and sequence-off.

The auto-enable setting ignores the OPERATION command and the PMBus\_CNTRL pin. Sequence-on is started at power up after any dependencies and time delays are met for each rail. A rail is considered to be on or within regulation when the measured voltage for that rail crosses the power-good on (POWER\_GOOD\_ON <sup>(6)</sup>) limit. The rail is still in regulation until the voltage drops below power-good off (POWER\_GOOD\_OFF). In the case that there in no voltage monitoring set for a given rail, that rail is considered ON if it is commanded on (either by OPERATION command, PMBus CNTRL pin, or auto-enable) and (TON\_DELAY + TON\_MAX\_FAULT\_LIMIT) time passes. Also, a rail is considered OFF if that rail is commanded OFF and (TOFF\_DELAY + TOFF\_MAX\_WARN\_LIMIT) time passes.

## 7.4.1.1 Turn-On Sequencing

The following sequence-on options are supported for each rail:

- Monitor only do not sequence-on
- Fixed delay time (TON\_DELAY) after an OPERATION command to turn on
- Fixed delay time after assertion of the PMBus\_CNTRL pin
- Fixed time after one or a group of parent rails achieves regulation (POWER GOOD ON)
- Fixed time after a designated GPI has reached a user-specified state
- · Any combination of the previous options

The maximum TON\_DELAY time is 3276 ms.

## 7.4.1.2 Turn-Off Sequencing

The following sequence-off options are supported for each rail:


- Monitor only do not sequence-off
- Fixed delay time (TOFF\_DELAY) after an OPERATION command to turn off
- Fixed delay time after deassertion of the PMBus CNTRL pin
- Fixed time after one or a group of parent rails drop below regulation (POWER\_GOOD\_OFF)
- · Fixed delay time in response to an undervoltage, overvoltage, or max turn-on fault on the rail
- Fixed delay time in response to a fault on a different rail when set as a fault shutdown slave to the faulted rail
- Fixed delay time in response to a GPI reaching a user-specified state
- Any combination of the previous options

The maximum TOFF DELAY time is 3276 ms.

<sup>(6)</sup> In this document, configuration parameters such as Power-Good-On are referred to using Fusion GUI names. *The UCD90xxx Sequencer and System Health Controller PMBus Command Reference* name is shown in parentheses (POWER\_GOOD\_ON) the first time the parameter appears.



## **Device Functional Modes (continued)**



- Rail 1 and Rail 2 are both sequenced "ON" and "OFF" by the PMBUS\_CNTRL pin only
- Rail 2 has Rail 1 as an "ON" dependency
- Rail 1 has Rail 2 as an "OFF" dependency

Figure 11. Sequence-On and Sequence-Off Timing

### 7.4.1.3 Sequencing Configuration Options

In addition to the turn-on and turn-off sequencing options, the time between when a rail is enabled and when the monitored rail voltage must reach its power-good-on setting can be configured using max turn-on (TON\_MAX\_FAULT\_LIMIT). Max turn-on can be set in 1-ms increments. A value of 0 ms means that there is no limit and the device can try to turn on the output voltage indefinitely.

Rails can be configured to turn off immediately or to sequence-off according to rail and GPI dependencies, and user-defined delay times. A sequenced shutdown is configured by selecting the appropriate rail and GPI dependencies, and turn-off delay (TOFF\_DELAY) times for each rail. The turn-off delay times begin when the PMBus\_CNTRL pin is deasserted, when the PMBus OPERATION command is used to give a soft-stop command, or when a fault occurs on a rail that has other rails set as fault-shutdown slaves.

Shutdowns on one rail can initiate shutdowns of other rails or controllers. In systems with multiple UCD9090s, it is possible for each controller to be both a master and a slave to another controller.

## 7.4.2 Pin-Selected Rail States

This feature allows with the use of up to 3 GPIs to enable and disable any rail. This is useful for implementing system low-power modes and the Advanced Configuration and Power Interface (ACPI) specification that is used for operating system directed power management in servers and PCs. In up to 8 system states, the power system designer can define which rails are on and which rails are off. If a new state is presented on the input pins, and a rail is required to change state, it will do so with regard to its sequence-on or sequence-off dependencies.

The OPERATION command is modified when this function causes a rail to change its state. This means that the ON\_OFF\_CONFIG for a given rail must be set to use the OPERATION command for this function to have any effect on the rail state. The first 3 pins configured with the GPI\_CONFIG command are used to select 1 of 8 system states. Whenever the device is reset, these pins are sampled and the system state, if enabled, will be used to update each rail state. When selecting a new system state, changes to the status of the GPIs must not take longer than 1 microsecond. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for complete configuration settings of PIN\_SELECTED\_RAIL\_STATES.

**Table 1. GPI Selection of System States** 

GPI 2 STATE	GPI 1 STATE	GPI 0 STATE	SYSTEM STATE
NOT Asserted	NOT Asserted	NOT Asserted	0
NOT Asserted	NOT Asserted	Asserted 1	
NOT Asserted	Asserted	NOT Asserted	2
NOT Asserted	Asserted	Asserted	3
Asserted	NOT Asserted	NOT Asserted	4
Asserted	NOT Asserted	Asserted	5



GPI 2 STATE	GPI 1 STATE	GPI 0 STATE	SYSTEM STATE
Asserted	Asserted	NOT Asserted	6
Asserted	Asserted	Asserted	7

### 7.4.3 Monitoring

The UCD9090 has 11 monitor input pins (MONx) that are multiplexed into a 2.5V referenced 12-bit ADC. The monitor pins can be configured so that they can measure voltage signals to report voltage, current and temperature type measurements. A single rail can include all three measurement types, each monitored on separate MON pins. If a rail has both voltage and current assigned to it, then the user can calculate power for the rail. Digital filtering applied to each MON input depends on the type of signal. Voltage inputs have no filtering. Current and temperature inputs have a low-pass filter.

### 7.4.3.1 Voltage Monitoring

Up to 11 voltages can be monitored using the analog input pins. The input voltage range is 0 V - 2.5 V for all MONx inputs except MON11 (pin 37) which has a range of 0.2V-2.5V. Any voltage between 0 V and 0.2 V on this pin is read as 0.2 V. External resistors can be used to attenuate voltages higher than 2.5 V.

The ADC operates continuously, requiring 3.89  $\mu s$  to convert a single analog input. Each rail is sampled by the sequencing and monitoring algorithm every 400  $\mu s$ . The maximum source impedance of any sampled voltage should be less than 4 k $\Omega$ . The source impedance limit is particularly important when a resistor-divider network is used to lower the voltage applied to the analog input pins.

MON1 - MON6 can be configured using digital hardware comparators, which can be used to achieve faster fault responses. Each hardware comparator has four thresholds (two UV (Fault and Warning) and two OV (Fault and Warning)). The hardware comparators respond to UV or OV conditions in about 80  $\mu s$  (faster than 400  $\mu s$  for the ADC inputs) and can be used to disable rails or assert GPOs. The only fault response available for the hardware comparators is to shut down immediately.

An internal 2.5-V reference is used by the ADC. The ADC reference has a tolerance of  $\pm 0.5\%$  between 0°C and 125°C and a tolerance of  $\pm 1\%$  between -40°C and 125°C. An external voltage divider is required for monitoring voltages higher than 2.5 V. The nominal rail voltage and the external scale factor can be entered into the *Fusion GUI* and are used to report the actual voltage being monitored instead of the ADC input voltage. The nominal voltage is used to set the range and precision of the reported voltage according to Table 2.




Figure 12. Voltage Monitoring Block Diagram

**Table 2. Voltage Range and Resolution** 

VOLTAGE RANGE (V)	RESOLUTION (mV)
0 to 127.99609	3.90625
0 to 63.99805	1.95313
0 to 31.99902	0.97656
0 to 15.99951	0.48824

Table 2.	Voltage	Range a	nd Resolution	n (continued)

VOLTAGE RANGE (V)	RESOLUTION (mV)
0 to 7.99976	0.24414
0 to 3.99988	0.12207
0 to 1.99994	0.06104
0 to 0.99997	0.03052

Although the monitor results can be reported with a resolution of about 15  $\mu$ V, the real conversion resolution of 610  $\mu$ V is fixed by the 2.5-V reference and the 12-bit ADC.

### 7.4.3.2 Current Monitoring

Current can be monitored using the analog inputs. External circuitry, see Figure 13, must be used in order to convert the current to a voltage within the range of the UCD9090 MONx input being used.

If a monitor input is configured as a current, the measurements are smoothed by a sliding-average digital filter. The current for 1 rail is measured every  $200\mu s$ . If the device is programmed to support 10 rails (independent of current not being monitored at all rails), then each rail's current will get measured every 2ms. The current calculation is done with a sliding average using the last 4 measurements. The filter reduces the probability of false fault detections, and introduces a small delay to the current reading. If a rail is defined with a voltage monitor and a current monitor, then monitoring for undercurrent warnings begins once the rail voltage reaches POWER\_GOOD\_ON. If the rail does not have a voltage monitor, then current monitoring begins after TON\_DELAY.

The device supports multiple PMBus commands related to current, including READ\_IOUT, which reads external currents from the MON pins; IOUT\_OC\_FAULT\_LIMIT, which sets the overcurrent fault limit; IOUT\_OC\_WARN\_LIMIT, which sets the overcurrent warning limit; and IOUT\_UC\_FAULT\_LIMIT, which sets the undercurrent fault limit. The *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* contains a detailed description of how current fault responses are implemented using PMBus commands.

IOUT\_CAL\_GAIN is a PMBus command that allows the scale factor of an external current sensor and any amplifiers or attenuators between the current sensor and the MON pin to be entered by the user in milliohms. IOUT\_CAL\_OFFSET is the current that results in 0 V at the MON pin. The combination of these PMBus commands allows current to be reported in amperes. The example below using the INA196 would require programming IOUT\_CAL\_GAIN to Rsense( $m\Omega$ )×20.




Figure 13. Current Monitoring Circuit Example Using the INA196



### 7.4.3.3 Remote Temperature Monitoring and Internal Temperature Sensor

The UCD9090 has support for internal and remote temperature sensing. The internal temperature sensor requires no calibration and can report the device temperature via the PMBus interface. The remote temperature sensor can report the remote temperature by using a configurable gain and offset for the type of sensor that is used in the application such as a linear temperature sensor (LTS) connected to the analog inputs.

External circuitry must be used in order to convert the temperature to a voltage within the range of the UCD9090 MONx input being used.

If an input is configured as a temperature, the measurements are smoothed by a sliding average digital filter. The temperature for 1 rail is measured every 100ms. If the device is programmed to support 10 rails (independent of temperature not being monitored at all rails), then each rail's temperature will get measured every 1s. The temperature calculation is done with a sliding average using the last 16 measurements. The filter reduces the probability of false fault detections, and introduces a small delay to the temperature reading. The internal device temperature is measured using a silicon diode sensor with an accuracy of ±5°C and is also monitored using the ADC. Temperature monitoring begins immediately after reset and initialization.

The device supports multiple PMBus commands related to temperature, including READ\_TEMPERATURE\_1, which reads the internal temperature; READ\_TEMPERATURE\_2, which reads external temperatures; and OT\_FAULT\_LIMIT and OT\_WARN\_LIMIT, which set the overtemperature fault and warning limit. The *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* contains a detailed description of how temperature-fault responses are implemented using PMBus commands.

TEMPERATURE\_CAL\_GAIN is a PMBus command that allows the scale factor of an external temperature sensor and any amplifiers or attenuators between the temperature sensor and the MON pin to be entered by the user in °C/V. TEMPERATURE\_CAL\_OFFSET is the temperature that results in 0 V at the MON pin. The combination of these PMBus commands allows temperature to be reported in degrees Celsius.




Figure 14. Remote Temperature Monitoring Circuit Example Using the TMP20

## 7.4.3.4 Temperature by Host Input

If the host system has the option of not using the temperature-sensing capability of the UCD9090, it can still provide the desired temperature to the UCD9090 through PMBus. The host may have temperature measurements available through I2C or SPI interfaced temperature sensors. The UCD9090 would use the temperature given by the host in place of an external temperature measurement for a given rail. The temperature provided by the host would still be used for detecting overtemperature warnings or faults, logging peak temperatures, input to Boolean logic-builder functions, and feedback for the fan-control algorithms. To write a temperature associated with a rail, the PMBus command used is the READ\_TEMPERATURE\_2 command. If the



host writes that command, the value written will be used as the temperature until another value is written. This is true whether a monitor pin was assigned to the temperature or not. When there is a monitor pin associated with the temperature, once READ\_TEMPERATURE\_2 is written, the monitor pin is not used again until the part is reset. When there is not a monitor pin associated with the temperature, the internal temperature sensor is used for the temperature until the READ\_TEMPERATURE\_2 command is written.




Figure 15. Temperature Provided by Host

#### 7.4.4 Fault Responses and Alert Processing

The UCD9090 monitors whether the rail stays within a window of normal operation.. There are two programmable warning levels (under and over) and two programmable fault levels (under and over). When any monitored voltage goes outside of the warning or fault window, the PMBALERT pin is asserted immediately, and the appropriate bits are set in the PMBus status registers (see Figure 9). Detailed descriptions of the status registers are provided in the UCD90xxx Sequencer and System Health Controller PMBus Command Reference and the PMBus Specification.

A programmable glitch filter can be enabled or disabled for each MONx input pin. A glitch filter for an input defined as a voltage can be set between 0 ms and 102 ms with 400- $\mu$ s resolution. The glitch filter applies to fault responses only. A fault condition that is filtered by the glitch filter is still recorded in the fault log.

Fault-response decisions are based on results from the 12-bit ADC. The device cycles through the ADC results and compares them against the programmed limits. When the event occurs within the ADC conversion cycle and the selected fault response determines the time to respond to an individual event.




Figure 16. Sequencing and Fault-Response Timing






Figure 17. Maximum Turn-On Fault

The configurable fault limits are:

**TON\_MAX\_FAULT** - Flagged if a rail that is enabled does not reach the POWER\_GOOD\_ON limit within the configured time

**VOUT\_UV\_WARN** - Flagged if a voltage rail drops below the specified UV warning limit after reaching the POWER\_GOOD\_ON setting

**VOUT\_UV\_FAULT** - Flagged if a rail drops below the specified UV fault limit after reaching the POWER\_GOOD\_ON setting

**VOUT\_OV\_WARN** - Flagged if a rail exceeds the specified OV warning limit at any time during startup or operation

**VOUT OV FAULT** – Flagged if a rail exceeds the specified OV fault limit at any time during startup or operation

**MAX\_TOFF\_WARN** – Flagged if a rail that is commanded to shut down does not reach 12.5% of the nominal rail voltage within the configured time

Faults are more serious than warnings. The PMBALERT# pin is always asserted immediately if a warning or fault occurs. If a warning occurs, the following takes place:

#### **Warning Actions**

- Immediately assert the PMBALERT# pin
- Status bit is flagged
- Assert a GPIO pin (optional)
- Warnings are not logged to flash

A number of fault response options can be chosen from:

## **Fault Responses**

- Continue Without Interruption: Flag the fault and take no action
- Shut Down Immediately: Shut down the faulted rail immediately and restart according to the rail configuration



— Shut Down using TOFF\_DELAY: If a fault occurs on a rail, exhaust whatever retries are configured. If the rail does not come back, schedule the shutdown of this rail and all fault-shutdown slaves. All selected rails, including the faulty rail, are sequenced off according to their sequence-off dependencies and T\_OFF\_DELAY times. If Do Not Restart is selected, then sequence off all selected rails when the fault is detected.

#### Restart

- Do Not Restart: Do not attempt to restart a faulted rail after it has been shut down.
- Restart Up To N Times: Attempt to restart a faulted rail up to 14 times after it has been shut down. The time between restarts is measured between when the rail enable pin is deasserted (after any glitch filtering and turn-off delay times, if configured to observe them) and then reasserted. It can be set between 0 and 1275 ms in 5-ms increments.
- Restart Continuously: Same as Restart Up To N Times except that the device continues to restart
  until the fault goes away, it is commanded off by the specified combination of PMBus
  OPERATION command and PMBus\_CNTRL pin status, the device is reset, or power is removed
  from the device.
- Shut Down Rails and Sequence On (Re-sequence): Shut down selected rails immediately or after continue-operation time is reached and then sequence-on those rails using sequence-on dependencies and T ON DELAY times.

#### 7.4.5 Shut Down All Rails and Sequence On (Resequence)

In response to a fault, or a RESEQUENCE command, the UCD9090 can be configured to turn off a set of rails and then sequence them back on. To sequence all rails in the system, then all rails must be selected as fault-shutdown slaves of the faulted rail. The rails designated as fault-shutdown slaves will do soft shutdowns regardless of whether the faulted rail is set to stop immediately or stop with delay. Shut-down-all-rails and sequence-on are not performed until retries are exhausted for a given fault.

While waiting for the rails to turn off, an error is reported if any of the rails reaches its TOFF\_MAX\_WARN\_LIMIT. There is a configurable option to continue with the resequencing operation if this occurs. After the faulted rail and fault-shutdown slaves sequence-off, the UCD9090 waits for a programmable delay time between 0 and 1275 ms in increments of 5 ms and then sequences-on the faulted rail and fault-shutdown slaves according to the start-up sequence configuration. This is repeated until the faulted rail and fault-shutdown slaves successfully achieve regulation or for a user-selected 1, 2, 3, 4 or unlimited times. If the resequence operation is successful, the resequence counter is reset if all of the rails that were resequenced maintain normal operation for one second.

Once shut-down-all-rails and sequence-on begin, any faults on the fault-shutdown slave rails are ignored. If there are two or more simultaneous faults with different fault-shutdown slaves, the more conservative action is taken. For example, if a set of rails is already on its second resequence and the device is configured to resequence three times, and another set of rails enters the resequence state, that second set of rails is only resequenced once. Another example – if one set of rails is waiting for all of its rails to shut down so that it can resequence, and another set of rails enters the resequence state, the device now waits for all rails from both sets to shut down before resequencing.

## 7.4.6 **GPIOs**

The UCD9090 has 21 GPIO pins that can function as either inputs or outputs. Each GPIO has configurable output mode options including open-drain or push-pull outputs that can be actively driven to 3.3 V or ground. There are an additional two pins that can be used as either inputs or PWM outputs but not as GPOs. Table 3 lists possible uses for the GPIO pins and the maximum number of each type for each use. GPIO pins can be dependents in sequencing and alarm processing. They can also be used for system-level functions such as external interrupts, power-goods, resets, or for the cascading of multiple devices. GPOs can be sequenced up or down by configuring a rail without a MONx pin but with a GPIO set as an enable.



## **Table 3. GPIO Pin Configuration Options**

PIN NAME	PIN	RAIL EN (10 MAX)	GPI (8 MAX)	GPO (10 MAX)	PWM OUT (10 MAX)	MARGIN PWM (10 MAX)
FPWM1/GPIO5	10	Х	Х	Х	Х	Х
FPWM2/GPIO6	11	Х	Х	Х	Х	Х
FPWM3/GPIO7	12	Х	Х	Х	Х	Х
FPWM4/GPIO8	13	Х	X	X	X	Х
FPWM5/GPIO9	14	Х	Х	Х	Х	Х
FPWM6/GPIO10	15	Х	Х	Х	Х	Х
FPWM7/GPIO11	16	Х	Х	Х	Х	Х
FPWM8/GPIO12	17	Х	Х	Х	Х	Х
GPI1/PWM1	22		X		X	Х
GPI2/PWM2	23		Х		Х	Х
GPIO1	4	Х	X	X		
GPIO2	5	Х	X	X		
GPIO3	6	X	X	X		
GPIO4	7	Х	X	X		
GPIO13	18	X	X	X		
GPIO14	21	Х	X	X		
GPIO15	24	X	X	X		
GPIO16	25	Х	X	X		
GPIO17	26	X	X	X		
TCK/GPIO18	27	Х	Х	Х		
TDO/GPIO19	28	Х	Х	Х		
TDI/GPIO20	29	Х	Х	Х		
TMS/GPIO21	30	Х	Х	Х		

## 7.4.7 GPO Control

The GPIOs when configured as outputs can be controlled by PMBus commands or through logic defined in internal Boolean function blocks. Controlling GPOs by PMBus commands (GPIO\_SELECT and GPIO\_CONFIG) can be used to have control over LEDs, enable switches, etc. with the use of an I2C interface. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for details on controlling a GPO using PMBus commands.



### 7.4.8 GPO Dependencies

GPIOs can be configured as outputs that are based on Boolean combinations of up to two ANDs all ORed together (Figure 18). Inputs to the logic blocks can include the first 8 defined GPOs, GPIs and rail-status flags. One rail status type is selectable as an input for each AND gate in a Boolean block. For a selected rail status, the status flags of all active rails can be included as inputs to the AND gate. \_LATCH rail-status types stay asserted until cleared by a MFR PMBus command or by a specially configured GPI pin. The different rail-status types are shown in Table 4. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for complete definitions of rail-status types. The GPO response can be configured to have a delayed assertion or deassertion.




Figure 18. Boolean Logic Combinations




Figure 19. Fusion Boolean Logic Builder



Table 4. Rail-Status Types For Boolean Logic

Rail-Status Types				
POWER_GOOD	IOUT_UC_FAULT	TOFF_MAX_WARN_LATCH		
MARGIN_EN	TEMP_OT_FAULT	SEQ_ON_TIMEOUT_LATCH		
MRG_LOW_nHIGH	TEMP_OT_WARN	SEQ_OFF_TIMEOUT_LATCH		
VOUT_OV_FAULT	SEQ_ON_TIMEOUT	SYSTEM_WATCHDOG_TIMEOUT_LATCH		
VOUT_OV_WARN	SEQ_OFF_TIMEOUT	IOUT_OC_FAULT_LATCH		
VOUT_UV_WARN	SYSTEM_WATCHDOG_TIMEOUT	IOUT_OC_WARN_LATCH		
VOUT_UV_FAULT	VOUT_OV_FAULT_LATCH	IOUT_UC_FAULT_LATCH		
TON_MAX_FAULT	VOUT_OV_WARN_LATCH	TEMP_OT_FAULT_LATCH		
TOFF_MAX_WARN	VOUT_UV_WARN_LATCH	TEMP_OT_WARN_LATCH		
IOUT_OC_FAULT	VOUT_UV_FAULT_LATCH			
IOUT_OC_WARN	TON_MAX_FAULT_LATCH			

## 7.4.8.1 GPO Delays

The GPOs can be configured so that they manifest a change in logic with a delay on assertion, deassertion, both or none. GPO behavior using delays will have different effects depending if the logic change occurs at a faster rate than the delay. On a normal delay configuration, if the logic for a GPO changes to a state and reverts back to previous state within the time of a delay then the GPO will not manifest the change of state on the pin. In Figure 20 the GPO is set so that it follows the GPI with a 3ms delay at assertion and also at de-assertion. When the GPI first changes to high logic state, the state is maintained for a time longer than the delay allowing the GPO to follow with appropriate logic state. The same goes for when the GPI returns to its previous low logic state. The second time that the GPI changes to a high logic state it returns to low logic state before the delay time expires. In this case the GPO does not change state. A delay configured in this manner serves as a glitch filter for the GPO.




Figure 20. GPO Behavior When Not Ignoring Inputs During Delay

The *Ignore Input During Delay* bit allows to output a change in GPO even if it occurs for a time shorter than the delay. This configuration setting has the GPO ignore any activity from the triggering event until the delay expires. Figure 21 represents the two cases for when ignoring the inputs during a delay. In the case in which the logic changes occur with more time than the delay, the GPO signal looks the same as if the input was not ignored. Then on a GPI pulse shorter than the delay the GPO still changes state. Any pulse that occurs on the GPO when having the *Ignore Input During Delay* bit set will have a width of at least the time delay.




Figure 21. GPO Behavior When Ignoring Inputs During Delay

#### 7.4.8.2 State Machine Mode Enable

When this bit within the GPO\_CONFIG command is set, only one of the AND path will be used at a given time. When the GPO logic result is currently TRUE, AND path 0 will be used until the result becomes FALSE. When the GPO logic result is currently FALSE, AND path 1 will be used until the result becomes TRUE. This provides a very simple state machine and allows for more complex logical combinations.

## 7.4.9 GPI Special Functions

There are five special input functions for which GPIs can be used. There can be no more than one pin assigned to each of these functions.

- GPI Fault Enable When set, the de-assertion of the GPI is treated as a fault.
- Latched Statuses Clear Source When a GPO uses a latched status type (\_LATCH), you can configure a GPI that will clear the latched status.
- Input Source for Margin Enable When this pin is asserted, all rails with margining enabled will be put in a margined state (low or high).
- Input Source for Margin Low/Not-High When this pin is asserted all margined rails are set to margin low as long as the margin enable is asserted. When this pin is de-asserted the rails will be set to Margin High.

The polarity of GPI pins can be configured to be either active low or active high. The first 3 GPIs that are defined regardless of their main purpose will be used for the PIN\_SELECTED\_RAIL\_STATES command.

## 7.4.10 Power-Supply Enable Pins

Each GPIO can be configured as a rail-enable pin with either active-low or active-high polarity. Output mode options include open-drain or push-pull outputs that can be actively driven to 3.3 V or ground. During reset, the GPIO pins are high-impedance except for FPWM/GPIO pins (pin 10 through pin 17), which are driven low. External pull-down resistors or pull-up resistors can be tied to the enable pins to hold the power supplies OFF during reset. The UCD9090 can support a maximum of 10 enable pins.

## NOTE

GPIO pins that have FPWM capability (pin 10 through pin 17) must be used only as power-supply enable signals if the signal is active high.

#### 7.4.11 Cascading Multiple Devices

#### 7.4.11.1 Connecting the GPIO Pin to a PMBus CNTRL Pin

A GPIO pin can be used to coordinate multiple controllers by using it as a power-good output from one device and connecting it to the PMBus\_CNTRL input pin of another device. This configuration creates a master-slave relationship among multiple devices. During the startup operation, the slave controllers initiate the start sequences after the master controller has completed its start sequence and all rails have reached regulation voltages. During the shutdown operation, as soon as the master starts to sequence-off, it sends the shut-down signal to its slaves.



A shutdown event on one or more of the master rails can initiate shutdown events of the slave devices. The master shutdowns can be initiated intentionally or by a fault condition. This method coordinates multiple controllers, but it does not enforce interdependency between rails within a single controller.

## 7.4.11.2 Connecting the GPIO Pin to a MON Pin

Another method to cascade multiple devices is to connect the power-good output of the first device to a MON pin of the second device, connect the power-good output of the second device to a MON pin of the third device, and so on. As an option, connect the power-good output of the last device to a MON pin of the first device. The rails controlled by a device have dependency on the power-good output of the previous device. This method allows the rails controlled by multiple devices to be sequenced.

The de-assertion of a power-good output can trigger an undervoltage fault of the next device in the chain. The undervoltage fault response can be configured to shut down other rails controlled by the same device. This process ensures that when one rail has fault shutdown, other rails controlled by other devices can be shut down in the same way.

The PMBus specification implies that the power-good signal is active when ALL the rails in a controller are regulating at their programmed voltage. The UCD9090 allows GPIOs to be configured to respond to a desired subset of power-good signals.

### 7.4.12 PWM Outputs

#### 7.4.12.1 FPWM1-8

Pins 10-17 can be configured as fast pulse-width modulators (FPWMs). The frequency range is 15.260 kHz to 125 MHz. FPWMs can be configured as closed-loop margining outputs, fan controllers or general-purpose PWMs.

Any FPWM pin not used as a PWM output can be configured as a GPIO. One FPWM in a pair can be used as a PWM output and the other pin can be used as a general purpose output (GPO). The FPWM pins are actively driven low from reset when used as GPOs.

The frequency settings for the FPWMs apply to pairs of pins:

- FPWM1 and FPWM2 same frequency
- FPWM3 and FPWM4 same frequency
- FPWM5 and FPWM6 same frequency
- FPWM7 and FPWM8 same frequency

If an FPWM pin from a pair is not used while its companion is set up to function as a PWM, it is recommended to configure the unused FPWM pin as an active-low open-drain GPO so that it does not disturb the rest of the system. By setting an FPWM, it automatically enables the other FPWM within the pair if it was not configured for any other functionality.

The frequency for the FPWM is derived by dividing down a 250MHz clock. To determine the actual frequency to which an FPWM can be set, must divide 250MHz by any integer between 2 and (2<sup>14</sup>-1).

The FPWM duty cycle resolution is dependent on the frequency set for a given FPWM. Once the frequency is known the duty cycle resolution can be calculated as Equation 1.

Change per Step (%)<sub>FPWM</sub> = frequency / (250 × 
$$10^6$$
 ×  $16$ ) ×  $100$  (1)

Take for an example determining the actual frequency and the duty cycle resolution for a 75MHz target frequency.

- 1. Divide 250 MHz by 75 MHz to obtain 3.33.
- 2. Round off 3.33 to obtain an integer of 3.
- 3. Divide 250 MHz by 3 to obtain actual closest frequency of 83.333 MHz.
- 4. Use Equation 1 to determine duty cycle resolution to obtain 2.0833% duty cycle resolution.

#### 7.4.12.2 PWM1-2

Pins 22 and 23 can be used as GPIs or PWM outputs. These PWM outputs have an output frequency of 0.93 Hz to 7.8125 MHz.



The frequency for PWM1 and PWM2 is derived by dividing down a 15.625-MHz clock. To determine the actual frequency to which these PWMs can be set, must divide 15.625 MHz by any integer between 2 and (2<sup>24</sup>-1). The duty cycle resolution will be dependent on the set frequency for PWM1 and PWM2.

The PWM1 or PWM2 duty cycle resolution is dependent on the frequency set for the given PWM. Once the frequency is known the duty cycle resolution can be calculated as Equation 2

Change per Step (%)<sub>PWM1/2</sub> = frequency / 
$$15.625 \times 10^6 \times 100$$
 (2)

To determine the closest frequency to 1MHz that PWM1 can be set to calculate as the following:

- 1. Divide 15.625 MHz by 1 MHz to obtain 15.625.
- 2. Round off 15.625 to obtain an integer of 16.
- 3. Divide 15.625 MHz by 16 to obtain actual closest frequency of 976.563 kHz.
- 4. Use Equation 2 to determine duty cycle resolution to obtain 6.25% duty cycle resolution.

All frequencies below 238 Hz will have a duty cycle resolution of 0.0015%.

### 7.4.13 Programmable Multiphase PWMs

The FPWMs can be aligned with reference to their phase. The phase for each FPWM is configurable from 0° to 360°. This provides flexibility in PWM-based applications such as power-supply controller, digital clock generation, and others. See an example of four FPWMs programmed to have phases at 0°, 90°, 180° and 270° (Figure 22).




Figure 22. Multiphase PWMs

## 7.4.14 Margining

Margining is used in product validation testing to verify that the complete system works properly over all conditions, including minimum and maximum power-supply voltages, load range, ambient temperature range, and other relevant parameter variations. Margining can be controlled over PMBus using the OPERATION command or by configuring two GPIO pins as margin-EN and margin-UP/DOWN inputs. The MARGIN\_CONFIG command in the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* describes different available margining options, including ignoring faults while margining and using closed-loop margining to trim the power-supply output voltage one time at power up.

#### 7.4.14.1 Open-Loop Margining

Open-loop margining is done by connecting a power-supply feedback node to ground through one resistor and to the margined power supply output ( $V_{OUT}$ ) through another resistor. The power-supply regulation loop responds to the change in feedback node voltage by increasing or decreasing the power-supply output voltage to return the feedback voltage to the original value. The voltage change is determined by the fixed resistor values and the voltage at  $V_{OUT}$  and ground. Two GPIO pins must be configured as open-drain outputs for connecting resistors from the feedback node of each power supply to  $V_{OUT}$  or ground.






Figure 23. Open-Loop Margining

## 7.4.14.2 Closed-Loop Margining

Closed-loop margining uses a PWM or FPWM output for each power supply that is being margined. An external RC network converts the FPWM pulse train into a DC margining voltage. The margining voltage is connected to the appropriate power-supply feedback node through a resistor. The power-supply output voltage is monitored, and the margining voltage is controlled by adjusting the PWM duty cycle until the power-supply output voltage reaches the margin-low and margin-high voltages set by the user. The voltage setting resolutions will be the same that applies to the voltage measurement resolution (Table 2). The closed loop margining can operate in several modes (Table 5). Given that this closed-loop system has feed back through the ADC, the closed-loop margining accuracy will be dominated by the ADC measurement. The relationship between duty cycle and margined voltage is configurable so that voltage increases when duty cycle increases or decreases. For more details on configuring the UCD9090 for margining, see the *Voltage Margining Using the UCD9012x* application note (SLVA375).

**Table 5. Closed Loop Margining Modes** 

	·
MODE	DESCRIPTION
DISABLE	Margining is disabled.
ENABLE_TRI_STATE	When not margining, the PWM pin is set to high impedance state.
ENABLE_ACTIVE_TRIM	When not margining, the PWM duty-cycle is continuously adjusted to keep the voltage at VOUT_COMMAND.
ENABLE_FIXED_DUTY_CYCLE	When not margining, the PWM duty-cycle is set to a fixed duty-cycle.






Figure 24. Closed-Loop Margining

#### 7.4.15 Run Time Clock

The Run-Time clock is given in milliseconds and days. Both are 32-bit numbers. This value is saved in nonvolatile memory whenever a STORE\_DEFAULT\_ALL command is issued. It can also be saved when a power-down condition is detected (See *Brownout Function*).

The Run-Time clock may also be written. This allows the clock to be periodically corrected by the host. It also allows the clock to be initialized to the actual, absolute time in years (e.g., March 23, 2010). The user must translate the absolute time to days and milliseconds.

The three usage scenarios for the Run-Time Clock are:

- 1. Time from restart (reset or power-on) the Run-Time Clock starts from 0 each time a restart occurs
- 2. **Absolute run-time, or operating time** the Run-Time Clock is preserved across restarts, so you can keep up with the total time that the device has been in operation (Note: "Boot time" is not part of this. Only normal operation time is captured here.)
- 3. **Local time** an external processor sets the Run-Time Clock to real-world time each time the device is restarted.

The Run-Time clock value is used to timestamp any faults that are logged.

#### 7.4.16 System Reset Signal

The UCD9090 can generate a programmable system-reset pulse as part of sequence-on. The pulse is created by programming a GPIO to remain deasserted until the voltage of a particular rail or combination of rails reach their respective POWER\_GOOD\_ON levels plus a programmable delay time. The system-reset delay duration can be programmed as shown in Table 6. See an example of two SYSTEM RESET signals Figure 25. The first SYSTEM RESET signal is configured so that it de-asserts on Power Good On and it asserts on Power Good Off after a given common delay time. The second SYSTEM RESET signal is configured so that it sends a pulse after a delay time once Power Good On is achieved. The pulse width can be configured between 0.001s to 32.256s. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for pulse width configuration details.




Figure 25. System Reset With and Without Pulse Setting



The system reset can react to watchdog timing. In Figure 26 The first delay on SYSTEM RESET is for the initial reset release that would get a CPU running once all necessary voltage rails are in regulation. The watchdog is configured with a Start Time and a Reset Time. If these times expire without the WDI clearing them then it is expected that the CPU providing the watchdog signal is not operating. The SYSTEM RESET is toggled either using a Delay or GPI Tracking Release Delay to see if the CPU recovers.




Figure 26. System Reset With Watchdog

•	•
DELAY	
0 ms	
1 ms	
2 ms	
4 ms	
8 ms	
16 ms	
32 ms	
64 ms	
128 ms	
256 ms	
512 ms	
1.02 s	
2.05 s	
4.10 s	
8.19 s	
16.38 s	
32.8 s	

Table 6. System-Reset Delay

### 7.4.17 Watch Dog Timer

A GPI and GPO can be configured as a watchdog timer (WDT). The WDT can be independent of power-supply sequencing or tied to a GPIO functioning as a watchdog output (WDO) that is configured to provide a system-reset signal. The WDT can be reset by toggling a watchdog input (WDI) pin or by writing to SYSTEM\_WATCHDOG\_RESET over I<sup>2</sup>C. The WDI and WDO pins are optional when using the watchdog timer. The WDI can be replaced by SYSTEM\_WATCHDOG\_RESET command and the WDO can be manifested through the Boolean Logic defined GPOs or through the System Reset function.

The WDT can be active immediately at power up or set to wait while the system initializes. Table 7 lists the programmable wait times before the initial timeout sequence begins.



Table 7. WDT Initial Wait Time

WDT INITIAL WAIT TIME
0 ms
100 ms
200 ms
400 ms
800 ms
1.6 s
3.2 s
6.4 s
12.8 s
25.6 s
51.2 s
102 s
205 s
410 s
819 s
1638 s

The watchdog timeout is programmable from 0.001s to 32.256s. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for details on configuring the watchdog timeout. If the WDT times out, the UCD9090 can assert a GPIO pin configured as WDO that is separate from a GPIO defined as system-reset pin, or it can generate a system-reset pulse. After a timeout, the WDT is restarted by toggling the WDI pin or by writing to SYSTEM\_WATCHDOG\_RESET over I<sup>2</sup>C.




Figure 27. Timing of GPIOs Configured for Watchdog Timer Operation

## 7.4.18 Data and Error Logging to Flash Memory

The UCD9090 can log faults and the number of device resets to flash memory. Peak voltage measurements are also stored for each rail. To reduce stress on the flash memory, a 30-second timer is started if a measured value exceeds the previously logged value. Only the highest value from the 30-second interval is written from RAM to flash.

Multiple faults can be stored in flash memory and can be accessed over PMBus to help debug power-supply bugs or failures. Each logged fault includes:

- Rail number
- Fault type
- Fault time since previous device reset
- · Last measured rail voltage

The total number of device resets is also stored to flash memory. The value can be reset using PMBus.

With the brownout function enabled, the run-time clock value, peak monitor values, and faults are only logged to flash when a power-down is detected. The device run-time clock value is stored across resets or power cycles unless the brownout function is disabled, in which case the run-time clock is returned to zero after each reset.

It is also possible to update and calibrate the UCD9090 internal run-time clock via a PMBus host. For example, a host processor with a real-time clock could periodically update the UCD9090 run-time clock to a value that corresponds to the actual date and time. The host must translate the UCD9090 timer value back into the appropriate units, based on the usage scenario chosen. See the REAL\_TIME\_CLOCK command in the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for more details.



#### 7.4.19 Brownout Function

The UCD9090 can be enabled to turn off all nonvolatile logging until a brownout event is detected. A brownout event occurs if  $V_{CC}$  drops below 2.9 V. In order to enable this feature, the user must provide enough local capacitance to deliver up to 80 mA (consider additional load based on GPOs sourcing external circuits such as LEDs) on for 5 ms while maintaining a minimum of 2.6 V at the device. If using the brownout circuit (Figure 28), then a schottky diode should be placed so that it blocks the other circuits that are also powered from the 3.3V supply.

With this feature enabled, the UCD9090 saves faults, peaks, and other log data to SRAM during normal operation of the device. Once a brownout event is detected, all data is copied from SRAM to Flash. Use of this feature allows the UCD9090 to keep track of a single run-time clock that spans device resets or system power down (rather than resetting the run time clock after device reset). It can also improve the UCD9090 internal response time to events, because Flash writes are disabled during normal system operation. This is an optional feature and can be enabled using the MISC\_CONFIG command. For more details, see the UCD90xxx Sequencer and System Health Controller PMBus Command Reference.




Figure 28. Brownout Circuit

#### 7.4.20 PMBus Address Selection

Two pins are allocated to decode the PMBus address. At power up, the device applies a bias current to each address-detect pin, and the voltage on that pin is captured by the internal 12-bit ADC. The PMBus address is calculated as follows.

PMBus Address =  $12 \times bin(V_{AD01}) + bin(V_{AD00})$ 

where

The address bins are defined by the MIN and MAX VOLTAGE RANGE (V). Each bin is a constant ratio of 1.25 from the previous bin. This method maintains the width of each bin relative to the tolerance of standard 1% resistors.

Table 8. PMBus Address Bins

ADDRESS BIN	$R_{PMBus}$ PMBus RESISTANCE (kΩ)
open	_
11	200
10	154
9	118
8	90.9
7	69.8
6	53.6
5	41.2
4	31.6
short	_

(3)



A low impedance (short) on either address pin that produces a voltage below the minimum voltage causes the PMBus address to default to address 126 (0x7E). A high impedance (open) on either address pin that produces a voltage above the maximum voltage also causes the PMBus address to default to address 126 (0x7E).

Address 0 is not used because it is the PMBus general-call address. Addresses 11 and 127 cannot be used by this device or any other device that shares the PMBus with it, because those are reserved for manufacturing programming and test. It is recommended that address 126 not be used for any devices on the PMBus, because this is the address that the UCD9090 defaults to if the address lines are shorted to ground or left open. Table 9 summarizes which PMBus addresses can be used. Other SMBus/PMBus addresses have been assigned for specific devices. For a system with other types of devices connected to the same PMBus, see the SMBus device address assignments table in Appendix C of the latest version of the System Management Bus (SMBus) specification. The SMBus specification can be downloaded at <a href="http://smbus.org/specs/smbus20.pdf">http://smbus.org/specs/smbus20.pdf</a>.

ADDRESS	STATUS	REASON
0	Prohibited	SMBus generaladdress call
11	Avoid	Causes conflicts with other devices during program flash updates.
12	Prohibited	PMBus alert response protocol
126	For JTAG Use	Default value; may cause conflicts with other devices.

Used by TI manufacturing for device tests.

**Table 9. PMBus Address Assignment Rules** 




Figure 29. PMBus Address-Detection Method

### NOTE

Address 126 (0x7E) is not recommended to be selected as a permanent PMBus address for any given application design. Maintaining the address in default state as 126 (0x7E) enables the JTAG and disallows using the JTAG compatible pins (27-30) as GPIOs. The UCD9090 runs at 10% slower frequency while the JTAG is enabled to ensure best JTAG operation.

#### 7.4.21 Device Reset

127

Prohibited

The UCD9090 has an integrated power-on reset (POR) circuit which monitors the supply voltage,  $V_{33D}$ . When the device powers-up, the POR circuit detects the supply voltage rise. When  $V_{33D}$  is greater than  $V_{RESET}$ , the device comes out of reset.

The device can be forced into a reset state by an external circuit connected to the  $\overline{\text{RESET}}$  pin (this is considered a *hard reset*) while the device is operating within the recommended supply voltage range. A voltage less than the low-level input voltage (V<sub>IL</sub>) threshold for longer than the  $t_{\text{RESET}}$  period holds the device in the reset state. The device exits the reset state within 1 ms after the  $\overline{\text{RESET}}$  pin releases and rises to a voltage greater than the high-level input voltage (V<sub>IH</sub>) threshold. To avoid an erroneous trigger caused by noise, connect a 10-k $\Omega$  pullup resistor between the  $\overline{\text{RESET}}$  pin and the 3.3-V supply. Connect a 1000-pF capacitor between the  $\overline{\text{RESET}}$  pin and ground.



Any time the device exits the reset state, it begins an initialization routine that lasts approximately 20 ms. During this initialization period, the FPWM pins are held low, and all other GPIO and GPI pins are in an open-circuit state. At the end of the initialization period, the device begins normal operation as defined by the device configuration.

#### 7.4.22 JTAG Interface

The JTAG port can be used for production programming. Four of the six JTAG pins can also be used as GPIOs during normal operation. See *Pin Functions* and Table 3 for a list of the JTAG signals and which can be used as GPIOs. The JTAG port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device. The UCD9090 runs at 10% slower frequency while the JTAG is enabled to ensure best JTAG operation.

The JTAG interface can provide an alternate interface for programming the device. It is disabled by default in order to enable the GPIO pins with which it is multiplexed. There are two conditions under which the JTAG interface is enabled:

- 1. On power-up if the data flash is blank, allowing JTAG to be used for writing the configuration parameters to a programmed device with no PMBus interaction
- 2. When address 126 (0x7E) is detected at power up. A short to ground or an open condition on either address pin will cause an address 126 (0x7E) to be generated which enables JTAG mode.

The UCD9090 system clock runs at 90% of nominal speed while in JTAG mode. For this reason it is important that the UCD9090 is not left in JTAG mode for normal application operation.

The Fusion GUI can create SVF files (See *Programming*) based on a given data flash configuration which can be used to program the desired configuration by JTAG. For Boundary Scan Description Language (BSDL) file that supports the UCD9090 see the product folder in www.ti.com.

There are many JTAG programmers in the market and they all do not function the same. If you plan to use JTAG to configure the device, confirm that you can reliably configure the device with your JTAG tools before committing to a programming solution.

#### 7.4.23 Internal Fault Management and Memory Error Correction (ECC)

The UCD9090 verifies the firmware checksum at each power up. If it does not match, then the device waits for  $I^2C$  commands but does not execute the firmware. A device configuration checksum verification is also performed at power up. If it does not match, the factory default configuration is loaded. The PMBALERT# pin is asserted and a flag is set in the status register. The error-log checksum validates the contents of the error log to make sure that section of flash is not corrupted.

There is an internal firmware watchdog timer. If it times out, the device resets so that if the firmware program is corrupted, the device goes back to a known state. This is a normal device reset, so all of the GPIO pins are open-drain and the FPWM pins are driven low while the device is in reset. Checks are also done on each parameter that is passed, to make sure it falls within the acceptable range.

Error-correcting code (ECC) is used to improve data integrity and provide high-reliability storage of Data Flash contents. ECC uses dedicated hardware to generate extra check bits for the user data as it is written into the Flash memory. This adds an additional six bits to each 32-bit memory word stored into the Flash array. These extra check bits, along with the hardware ECC algorithm, allow for any single-bit error to be detected and corrected when the Data Flash is read.

#### 7.5 Programming

From the factory, the device contains the sequencing and monitoring firmware. It is also configured so that all GPOs are high-impedance (except for FPWM/GPIO pins 10-17, which are driven low), with no sequencing or fault-response operation. See *Configuration Programming of UCD Devices*, available from the *Documentation & Help Center* that can be selected from the *Fusion GUI* Help menu, for full UCD9090 configuration details.

After the user has designed a configuration file using *Fusion GUI*, there are three general device-configuration programming options:

1. Devices can be programmed in-circuit by a host microcontroller using PMBus commands over I<sup>2</sup>C (see the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference*). Each parameter write replaces the data in the associated memory (RAM) location. After all the required



## **Programming (continued)**

configuration data has been sent to the device, it is transferred to the associated nonvolatile memory (data flash) by issuing a special command, STORE\_DEFAULT\_ALL. This method is how the *Fusion GUI* normally reads and writes a device configuration. This method may cause unexpected behaviors on GPIO pins which can disable rails that provide power to device. It is not recommended for production programming.

2. The *Fusion GUI* (Figure 30) can create a PMBus or I<sup>2</sup>C command script file that can be used by the I<sup>2</sup>C master to configure the device. This method may cause unexpected behaviors on GPIO pins which can disable rails that provide power to device. It is not recommended for production programming.




Figure 30. Fusion GUI PMBus Configuration Script Export Tool

3. Another in-circuit programming option is for the Fusion GUI to create a data flash image from the configuration file (Figure 31). The configuration files can be exported in Intel Hex, Serial Vector Format (SVF) and S-record. The image file can be downloaded into the device using I<sup>2</sup>C or JTAG. The Fusion GUI tools can be used on-board if the Fusion GUI can gain ownership of the target board I<sup>2</sup>C bus. It is recommended to use Intel Hex file or data flash script file for production programming because the GPIOs are under



## Programming (continued)

controlled states.




Figure 31. Fusion GUI Device Configuration Export Tool

For small runs, a ZIF socketed board with an I2C header can be used with the standard Fusion GUI or manufacturing GUI. The TI Evaluation Module for UCD9090 10-Channel Sequencer and System Health Monitor (UCD90SEQ48EVM-560) can be used for this purpose. The *Fusion GUI* can also create a data flash file that can then be loaded into the UCD9090 using a dedicated device programmer.



## **Programming (continued)**

To configure the device over  $I^2C$  or PMBus, the UCD9090 must be powered. The PMBus clock and data pins must be accessible and must be pulled high to the same  $V_{DD}$  supply that powers the device, with pullup resistors between 1 k $\Omega$  and 2 k $\Omega$ . Care should be taken to not introduce additional bus capacitance (<100 pF). The user configuration can be written to data flash using a gang programmer via JTAG or  $I^2C$  before the device is installed in circuit. To use  $I^2C$ , the clock and data lines must be multiplexed or the device addresses must be assigned by socket. The *Fusion GUI* tools can be used for socket addressing. Pre-programming can also be done using a single device test fixture.

**Table 10. Configuration Options** 

	DATA FLASH VIA JTAG	DATA FLASH VIA I <sup>2</sup> C(Recommend)	PMBus COMMANDS VIA I <sup>2</sup> C		
Off Board Configuration	Data Flash Export (.svf type file)	Data Flash Export (.srec or hex , data flash script type file)	System file I <sup>2</sup> C/PMBus script		
Off-Board Configuration	Dedicated programmer	Fusion tools (with exclusive bus access via USB to I <sup>2</sup> C adapter)	Fusion tools (with exclusive bus access via USB to I <sup>2</sup> C adapter)		
On-Board Configuration	Data flash export	Fusion tools (with exclusive bus	Fusion tools (with exclusive bus		
On-Board Configuration	IC	access via USB to I <sup>2</sup> C adapter)	access via USB to I <sup>2</sup> C adapter)		

The advantages of off-board configuration include:

- Does not require access to device I<sup>2</sup>C bus on board.
- Once soldered on board, full board power is available without further configuration.
- · Can be partially reconfigured once the device is mounted.

### 7.5.1 Full Configuration Update While in Normal Mode

Although performing a full configuration of the UCD9090 in a controlled test setup is recommended, there may be times in which it is required to update the configuration while the device is in an operating system. Updating the full configuration based on methods listed in DEVICE CONFIGURATION AND PROGRAMMING section while the device is in an operating system can be challenging because these methods do not permit the UCD9090 to operate as required by application during the programming. During described methods the GPIOs may not be in the desired states which can disable rails that provide power to the UCD9090. To overcome this, the UCD9090 has the capability to allow full configuration update while still operating in normal mode.

Updating the full configuration while in normal mode will consist of disabling data flash write protection, erasing the data flash, writing the data flash image and reset the device. It is not required to reset the device immediately but make note that the UCD9090 will continue to operate based on previous configuration with fault logging disabled until reset. See *Configuration Programming of UCD Devices*, available from the *Documentation & Help Center* that can be selected from the *Fusion GUI* Help menu, for details. The data flash script file generated from Fusion Digital Power Designer software has all the required PMBus commands. This is the recommended method for production programming.



# 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The UCD9090 device can be used to sequence, monitor and margin up to 10 voltage rails. Typical applications include automatic test equipment, telecommunication and networking equipment, servers and storage systems, and so forth. Device configuration can be performed in Fusion GUI without coding effort.



## 8.2 Typical Application




Figure 32. Typical Application Schematic

### **NOTE**

Figure 32 is a simplified application schematic. Voltage dividers such as the ones placed on VMON1 input have been omitted for simplifying the schematic. All VMONx pins which are configured to measure a voltage that exceeds the 2.5-V ADC reference are required to have a voltage divider.



# **Typical Application (continued)**

### 8.2.1 Design Requirements

- 1. The  $\overline{TRST}$  pin must have a 10-k $\Omega$  pulldown resistor to ground.
- 2. The RESET pin should have a 10-kΩ pullup resistor to V33D and a 1-nF decoupling capacitor to ground. The components should be placed as close to the RESET pin as possible.
- 3. Depending on application environment, the PMBus signal integrity may be compromised at times. This will cause the UCD9090 to receive incorrect PMBus commands. In a particular case, if (D9h) ROM\_MODE command is erroneously received by a UCD9090 device, it will cause the device to enter ROM mode, in which mode the device will not function unless Fusion GUI is connected to the device. To avoid such accidents in a running system, it is suggested to enable Packet Error Checking (PEC) in the PMBus host. UCD9090 can automatically detect and work with PMBus hosts both with and without PEC enabled.
- 4. The fault log in UCD9090 is checksum protected. After new log entries are written into the fault log, the checksum will be updated accordingly. After each device reset, UCD9090 will recalculate the fault log checksum and compare it with the existing checksum. If the two checksums are not the same, the device will deem corrupted and erase the fault loa the fault loa as will as result. In the event that the V33D power is dropped before the device finish writing the fault log, the checksum will not be updated correctly, thus the fault log will be erased at the next power-up. The results are
  - user sees an empty fault log
  - the device initialization time is approximately 160 ms longer than normal due to the Flash erasing time Such an event usually happens when the main power of the board drops and no standby power can stay alive for V33D. If such a scenario can be anticipated in an application, it is strongly suggested to use the brown-out function and circuit as described in the previous section.
- 5. Do not use the RESET pin to power cycle the rails. Instead, use the PMBus\_CNTRL pin as described in *Power-Supply Sequencing*, or use Pin-Selected Rail States function described in *Pin-Selected Rail States*.
- 6. When a pair of FPWM pin are configured as both Rail Enable and PWM (either margining or general purpose PWM) functions, there would be glitches on the pin configured as rail enable when device is out of reset and under initialization, which may impact the connected power rail. It is not recommended to have such configuration.
- 7. PMBus commands (system file, PMBus write script file) method is not recommended for the production programming because GPIO pins may have unexpected behaviors which can disable rails that provide power to device. Data flash hex file or data flash script file shall be used for production programming because GPIO pins are under controlled state.
- 8. It is mandatory that the V33D power shall be stable and no device reset shall be fired during the device programming. Data flash may be corrupted if failed to follow these rules.
- 9. When a pair of FPWM pins are both used for margining, after device is out of reset, the even FPWM pin may output some pulses which are up to the configured duty cycle and frequency. These pulses may cause unexpected behaviors on the margining rail if that rail is regulated before UCD is out of reset. It is recommended to use the even FPWM pin to margin rails that are directly controlled by the UCD9090 device.

#### 8.2.2 Detailed Design Procedure

Fusion GUI can be used to design the device configuration online or offline (with or without a UCD9090 device connected to the computer). In offline mode, Fusion GUI prompts the user to create or open a project file (.xml) at launch. In online mode, the Fusion GUI automatically detects the device on PMBus and reads the configuration data from the device. An USB-to-GPIO Adapter EVM (HPA172) from Texas Instruments is required to connect Fusion GUI to PMBus.

The general design steps include the following:

- 1. Rail setup
- 2. Rail monitoring configuration
- 3. GPI configuration
- 4. Rail sequence configuration
- 5. Fault response configuration
- 6. GPO configuration
- 7. Margining configuration



## **Typical Application (continued)**

8. Other configurations such as Pin Selected Rail States, Watchdog Timer, System Reset, and so on

The details of the steps are self-explanatory in the Fusion GUI.

After configuration changes, the user should click the Write to Hardware button to apply the changes. In online mode, user can then click the Store RAM to Flash button to permanently store the new configuration into the device's data flash.


### 8.2.2.1 Estimating ADC Reporting Accuracy

The UCD9090 uses a 12-bit ADC and an internal 2.5-V reference ( $V_{REF}$ ) to convert MONx pin inputs into digitally reported voltages. The least significant bit (LSB) value is  $V_{LSB} = V_{REF} / 2^N$  where N = 12, resulting in a VLSB = 610  $\mu$ V. The error in the reported voltage is a function of the ADC linearity errors and any variations in VREF. The total unadjusted error ( $E_{TUE}$ ) for the UCD9090 ADC is ±5 LSB, and the variation of VREF is ±0.5% between 0°C and 125°C and ±1% between -40°C and 125°C.  $V_{TUE}$  is calculated as  $V_{LSB} \times E_{TUE}$ . The total reported voltage error is the sum of the reference-voltage error and  $V_{TUE}$ . At lower monitored voltages,  $V_{TUE}$  dominates reported error, whereas at higher monitored voltages, the tolerance of  $V_{REF}$  dominates the reported error. Reported error can be calculated using Equation 4, where REFTOL is the tolerance of  $V_{REF}$ ,  $V_{ACT}$  is the actual voltage being monitored at the MON pin, and  $V_{REF}$  is the nominal voltage of the ADC reference.

$$RPT_{ERR} = \left(\frac{1 + REFTOL}{V_{ACT}}\right) \times \left(\frac{V_{REF} \times E_{TUE}}{4096} + V_{ACT}\right) - 1$$
(4)

From Equation 4, for temperatures between 0°C and 125°C, if  $V_{ACT} = 0.5$  V, then RPT<sub>ERR</sub> = 1.11%. If  $V_{ACT} = 2.2$  V, then RPT<sub>ERR</sub> = 0.64%. For the full operating temperature range of -40°C to 125°C, if VACT = 0.5 V, then RPT<sub>ERR</sub> = 1.62%. If  $V_{ACT} = 2.2$  V, then RPT<sub>ERR</sub> = 1.14%.

## 8.2.3 Application Curves





# 9 Power Supply Recommendations

The UCD9090 should be powered by a 3.3-V power supply. At power-up, V33D must ascend from 2.3 V to 2.9 V monotonically with a minimum slew rate of 0.25 V/ms.

## 10 Layout

## 10.1 Layout Guidelines

The thermal pad provides a thermal and mechanical interface between the device and the printed circuit board (PCB). Connect the exposed thermal pad of the PCB to the device  $V_{SS}$  pins and provide at least a 4 x 4 pattern of PCB vias to connect the thermal pad and  $V_{SS}$  pins to the circuit ground on other PCB layers.

For supply-voltage decoupling, provide power-supply pin bypass to the device as follows:

- 1-μF, X7R ceramic in parallel with 0.01-μF, X7R ceramic at pin 35 (BPCAP)
- 0.1-μF, X7R ceramic in parallel with 4.7-μF, X5R ceramic at pin 33 (V33D)
- 0.1-μF, X7R ceramic in parallel with 4.7-μF, X5R ceramic at pin 34 (V33A)
- Connect V33D (pin 33) to 3.3V supply directly. Connect V33A (pin 34) to V33D through a 4.99-Ω resistor.
   This resistor and V33A decoupling capacitors form a low-pass filter to reduce noise on V33A.

Depending on use and application of the various GPIO signals used as digital outputs, some impedance control may be desired to quiet fast signal edges. For example, when using the FPWM pins for fan control or voltage margining, the pin is configured as a digital *clock* signal. Route these signals away from sensitive analog signals. It is also good design practice to provide a series impedance of 20  $\Omega$  to 33  $\Omega$  at the signal source to slow fast digital edges.



# 10.2 Layout Example




Figure 35. UCD9090 Layout Example, Top Layer



# **Layout Example (continued)**




Figure 36. UCD9090 Layout Example, Bottom Layer



## 11 器件和文档支持

### 11.1 文档支持

#### 11.1.1 相关文档

请参阅如下相关文档:

- 《使用 UCD90xxx 器件监视电压、电流和温度》, SLVA385
- 《UCD90xxx 排序器和系统健康状况控制器 PMBus™ 命令参考》, SLVU352
- 《UCD90SEQ48EVM-560: 48 引脚排序器开发板》,SLVU464
- 《采用 UCD90120 进行电压裕量调节》, SLVA375SLVA375

## 11.2 接收文档更新通知

如需接收文档更新通知,请转到 ti.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可接收所有产品信息更改的每周摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 商标

Fusion Digital Power, E2E are trademarks of Texas Instruments.

PMBus is a trademark of SMIF, Inc.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCD9090RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCD9090	Samples
UCD9090RGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCD9090	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 21-Mar-2019

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

7 til dillionolollo aro nominar												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCD9090RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
UCD9090RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 21-Mar-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
UCD9090RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0	
UCD9090RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0	

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A



PLASTIC QUADFLAT PACK- NO LEAD




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUADFLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司