

Order

Now



bq40z80

ZHCSIH4A-JUNE 2018-REVISED NOVEMBER 2018

bq40z80 2-7 节锂离子电池组管理器

Technical

Documents

1 特性

- 完全集成的 2-7 节锂离子或锂聚合物电池组管理器 和保护功能
- 下一代已获专利的Impedance Track™技术可准确 测量锂离子和锂聚合物电池中的可用电量
- 具有可配置的多功能引脚,支持多种 应用
- 支持椭圆曲线加密 (ECC) 或通过 SHA-1 认证
- 高侧 N 通道保护 FET 驱动器
- 充电或者静止状态时具有集成的电池平衡功能
- 原生支持 29Ah 的电池,扩展后还可支持更大的电 池容量
- 全面的可编程保护 功能
 - 电压
 - 电流
 - 温度
 - 充电终止时间
 - CHG/DSG FET
 - 模拟前端 (AFE)
- 精密的充电算法
 - 日本电子与信息技术工业协会 (JEITA)
 - 增强型充电
 - 自适应充电
 - 电池均衡
- 支持涡轮模式 2.0/Intel[®]动态电池功率技术 (DBPTv2)
- 诊断使用寿命数据监控器和黑盒记录器
- 发光二极管 (LED) 显示
- 支持双线制 SMBus v1.1 接口
- IATA 支持
- 紧凑型封装: 32 引脚 QFN (RSM)
- 2 应用
- 工业器械和机器人
- 手持式园艺和电动工具
- 电池供电型吸尘器
- 能源存储系统和 UPS

3 说明

🥭 Tools &

Software

bq40z80 器件采用已获专利的 Impedance Track[™]技术,是一款基于电池组的单芯片全集成解决方案,为 2-7 节串联式锂离子和锂聚合物电池组的电量监测、保 护及认证提供一系列丰富的 特性。

Support &

Community

22

bq40z80 器件利用其集成的高性能模拟外设,测量锂 离子或锂聚合物电池的可用容量、电压、电流、温度和 其他关键参数,保留准确的数据记录,并通过 SMBus v1.1 兼容接口将这些信息报告给系统主机控制器。

椭圆曲线加密 (ECC) 或 SHA-1 认证具有用于认证密钥 的安全存储器,可确保识别真正的电池组。

bq40z80 器件为主机系统提供可用的最大功率和最大 电流,从而支持涡轮模式 2.0/Intel 动态电池功率技术 (DBPTv2)。 该器件有八个多功能引脚,可配置为热输 入、ADC 输入、通用输入/输出 (GPIO) 引脚、 Presence 引脚、LED 功能、显示按钮输入或其他功 能。状态和标志寄存器可映射到 GPIO,并用作主机处 理器的中断。

器件信息

器件型号	封装	封装尺寸(标称值)		
bq40z80	VQFN (32)	4.00mm × 4.00mm		

简化原理图







目录

特性	1
应用	
说明	
修订	历史记录
说明	(续)3
Pin	Configuration and Functions 3
Spe	cifications8
7.1	Absolute Maximum Ratings 8
7.2	ESD Ratings 8
7.3	Recommended Operating Conditions 8
7.4	Thermal Information 9
7.5	Electrical Characteristics9
7.6	Typical Characteristics 19
Deta	ailed Description 22
8.1	Overview 22
8.2	Functional Block Diagram 22
8.3	Feature Description 23
	应说修说 Pin Spe 7.1 7.2 7.3 7.4 7.5 7.6 Deta 8.1 8.2

	8.4	Device Functional Modes	28
9	App	lications and Implementation	28
	9.1	Application Information	28
	9.2	Typical Applications	29
10	Pow	ver Supply Recommendations	35
11	Lay	out	35
		Layout Guidelines	
		Layout Examples	
12	器件	和文档支持	44
	12.1	文档支持	
	12.2	接收文档更新通知	44
	12.3	社区资源	44
	12.4	商标	44
	12.5	静电放电警告	44
	12.6	术语表	44
13	"机桥	戚、封装和可订购信息	44

4 修订历史记录 注:之前版本的页码可能与当前版本有所不同。

发布	修订版本	注释
2018 年 11 月	A	从"预告信息"更改为 "生产数据"



5 说明 (续)

bq40z80 器件可针对过压、欠压、过流、短路电流、过载和过热条件以及其他与电池组和电池相关的故障,提供基于软件的第 1 级和第 2 级安全保护功能。紧凑的 32 引线 QFN 封装可降低智能电池解决方案成本和尺寸,同时为电池电量监测 应用提供了出色的功能性与安全性。

6 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION			
NAME	NUMBER	ITPE	DESCRIPTION			
VC5	1	AI ⁽¹⁾	Sense voltage input pin for the fifth cell from the bottom of the stack, balance current input for the fifth cell from the bottom of the stack, and return balance current for the sixth cell from the bottom of the stack. Should be connected to the positive terminal of the fifth cell from the bottom of stack with a $100-\Omega$ series resistor and a $0.1-\mu$ F capacitor to VC4. If not used, connect to VC4.			
VC4	2	AI	Sense voltage input pin for the fourth cell from the bottom of the stack, balance current input for the fourth cell from the bottom of the stack, and return balance current for the fifth cell from the bottom of the stack. Should be connected to the positive terminal of the fourth cell from the bottom of stack with a $100-\Omega$ series resistor and a $0.1-\mu$ F capacitor to VC3. If not used, connect to VC3.			
VC3	3	AI	Sense voltage input pin for the third cell from the bottom of the stack, balance current input for the third cell from the bottom of the stack, and return balance current for the fourth cell from the bottom of the stack. Should be connected to the positive terminal of the third cell from the bottom of stack with a 100- Ω series resistor and a 0.1- μ F capacitor to VC2. If not used, connect to VC2.			
VC2	4	AI	Sense voltage input pin for the second cell from the bottom of the stack, balance current input for the second cell from the bottom of the stack, and return balance current for the third cell from the bottom of the stack. Should be connected to the positive terminal of the second cell from the bottom of stack with a $100-\Omega$ series resistor and a $0.1-\mu$ F capacitor to VC1. If not used, connect to VC1.			

(1) P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/OD = Digital Input/Output



TEXAS INSTRUMENTS

www.ti.com.cn

Pin Functions (continued)

PIN		-	DESCRIPTION			
NAME	NUMBER	TYPE	DESCRIPTION			
VC1	5	AI	Sense voltage input pin for the first cell from the bottom of the stack, balance current input for the first cell from the bottom of the stack, and return balance current for the second cell from the bottom of the stack. Should be connected to the positive terminal of the first cell from the bottom of stack with a 100- Ω series resistor and a 0.1- μ F capacitor to VSS.			
SRN	6	I	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN, where SRP is the top of the sense resistor and charging current flows from SRP to SRN. Should be connected through an RC filter to the sense resistor terminal connected to PACK– (not CELL–).			
NC	7	—	Not internally connected			
SRP	8	I	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN, where SRP is the top of the sense resistor and charging current flows from SRP to SRN. Should be connected through an RC filter to the sense resistor positive terminal, which is connected to the least-positive cells negative terminal.			
VSS	9	Р	Device ground			
TS1	10	AI	Temperature sensor 1 thermistor input pin. Connect to thermistor-1. If not used, connect directly to VSS and configure data flash accordingly.			
TS2	11	AI	Temperature sensor 2 thermistor input pin. Connect to thermistor-2. If not used, connect directly to VSS and configure data flash accordingly.			
VC7SENSE/TS3/ADCIN1/ GPIO	12	IO	Multifunction pin for VC7 Sense, TS3, ADCIN1, and GPIO. Can be configured in the control registers. If not used, connect directly to VSS and configure data flash accordingly. VC7SENSE: Connect to a resistor divider to provide the correct input for the seventh cell from the bottom of the stack. TS3: Temperature sensor 3 thermistor input pin. Connect to thermistor-3. ADCIN1: General-purpose ADCIN pin. Connect properly scaled input to this pin. GPIO: Customizable GPIO			
DISP/TS4/ADCIN2/GPIO	13	Ю	Multifunction pin for the display button, temperature sensor input, ADC input, or GPIO. Can be configured in the control registers. If not used, connect directly to VSS and configure data flash accordingly. DISP: Connect to the display button or LED. TS4: Temperature sensor 4 thermistor input pin. Connect to thermistor-4. ADCIN2: General-purpose ADCIN pin. Connect properly scaled input to this pin. GPIO: Customizable GPIO			
NC	14		Not internally connected			
VC7EN/DISP/GPIO	15	I/OD	Multifunction pin for the external divider enable for the seventh cell from the bottom of the stack, display button, or GPIO. Can be configured in the control registers. If not used, connect directly to VSS and configure data flash accordingly. VC7EN: Connects to the seventh cell external divider control FET to enable voltage measurement on the seventh cell from the bottom of the stack. Only enable for measurement to reduce leakage current. DISP: Connect to the display button or LED. GPIO: Customizable GPIO			
CB7EN/PDSG/GPIO	16	I/OD	Multifunction pin for cell balancing enable for the seventh cell from the bottom of the stack, pre-discharge FET control, or GPIO. Can be configured in the control registers. If not used, connect directly to VSS and configure data flash accordingly. CB7EN: Connect to the N-CH FET to control external cell balancing for the seventh cell from the bottom of the stack. PDSG: Connect to the N-CH FET to control PRE-DISCHARGE mode. GPIO: Customizable GPIO			
PRES/SHUTDN/DISP/ PDSG/GPIO	17	I/OD	Multifunction pin for host system present input, emergency system shutdown, LED button control, pre-discharge control, or GPIO. Can be configured in the control registers. If not used, connect directly to VSS and configure data flash accordingly. PRES: Connect to host to detect system present input for a removable battery pack. <u>Do not pullup this pin.</u> <u>SHUTDN: Emergency shutdown input for an embedded battery pack</u> <u>DISP: Connect to the display button or LED.</u> PDSG: Connect to the N-CH FET to control PRE-DISCHARGE mode. GPIO: Customizable GPIO			
SMBD	18	I/OD	SMBus data pin			



Pin Functions (continued)

PIN		TYPE	DESCRIPTION		
NAME	NUMBER	TIPE	DESCRIPTION		
SMBC	19	I/OD	SMBus clock pin		
LEDCNTLA/PDSG/GPIO	20	ο	Multifunction pin for LED display, pre-discharge, or GPIO. If not used, connect to VSS with a 20- $k\Omega$ resistor. LEDCNTLA: LED display segment that drives the external LEDs, depending on the firmware configuration. PDSG: Connect to the N-CH FET to control PRE-DISCHARGE mode. GPIO: Customizable GPIO		
LEDCNTLB/GPIO	21	0	Multifunction pin for LED display or GPIO. If not used, connect to VSS with a 20-k Ω resistor. LEDCNTLB: LED display segment that drives the external LEDs, depending on the firmware configuration. GPIO: Customizable GPIO		
LEDCNTLC/GPIO	22	0	Multifunction pin for LED display or GPIO. If not used, connect to VSS with a 20 -k Ω resistor. LEDCNTLC: LED display segment that drives the external LEDs, depending on the firmware configuration GPIO: Customizable GPIO		
FUSE	23	0	Fuse drive output pin. Can be OR'ed together into the fuse N-CH FET gate drive with secondary protector. If not used, connect directly to VSS.		
VCC	24	Р	Secondary power supply input. Connect to the middle of protection FETs through the series resistor.		
PACK	25	AI	Pack sense input pin. Connect through the series resistor to PACK+.		
DSG	26	0	NMOS discharge FET drive output pin. Connect to the DSG FET gate.		
NC	27	—	Not internally connected.		
PCHG	28	0	PMOS precharge FET drive output pin. Connect to the PCHG FET gate if the precharge function is used. Leave floating if not used.		
CHG	29	0	NMOS charge FET drive output pin. Connect to the CHG FET gate.		
ВАТ	30	Ρ	Primary power supply input pin. Connect through the diode and series resistor to the top of the cell stack.		
PBI	31	Р	Power supply backup input pin. Connect to the 2.2-µF capacitor to VSS.		
VC6	32	AI	Sense voltage input pin for the sixth cell from the bottom of the stack, balance current input for the sixth cell from the bottom of the stack. Should be connected to the positive terminal of the sixth cell from the bottom of stack with 100- Ω series resistor and a 0.1- μ F capacitor to VC5. If not used, connect to VC5.		





Figure 1. Pin Equivalent Diagram 1





Figure 2. Pin Equivalent Diagram 2

7 Specifications

7.1 Absolute Maximum Ratings

Over-operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range, V_{CC}	BAT ⁽²⁾ , VCC ⁽²⁾ , PBI ⁽²⁾ , PACK ⁽²⁾	-0.3	35	V
	SMBC, SMBD, VC7EN/DISP/GPIO, CB7EN/PDSG/GPIO, PRES/SHUTDN/DISP/PDSG/GPIO ⁽²⁾	-0.3	35	V
	TS1, TS2, VC7SENSE/TS3/ADCIN1/GPIO, DISP/TS4/ADCIN2/GPIO	-0.3	V _{REG} + 0.3	V
	LEDCNTLA/PDSG/GPIO, LEDCNTLB/GPIO, LEDCNTLC/GPIO ⁽²⁾	-0.3	V _{BAT} + 0.3	V
Input voltago rango	SRP, SRN	-0.3	V _{REG} + 0.3	V
Input voltage range, V _{IN}	VC6	VC5 – 0.3	VSS + 35	V
	VC5	VC4 – 0.3	VSS + 35	V
	VC4	VC3 – 0.3	VSS + 35	V
	VC3	VC2 – 0.3	VSS + 35	V
	VC2	VC1 – 0.3	VSS + 35	V
	VC1	VSS – 0.3	VSS + 35	V
Output voltage range,	CHG, DSG ⁽²⁾	-0.3	43	
Vo	PCHG, FUSE	-0.3	35	V
Maximum VSS current, I _{SS}			50	mA
Functional temperature T _{FUNC}		-40	110	
Storage temperature, T	-65	150	°C	
Lead temperature (sold	ering, 10 s), T _{SOLDER}		300	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) A series 50- Ω or larger resistor is needed when voltage is applied beyond 28 V.

7.2 ESD Ratings

				VALUE	UNIT
	V _(ESD) Electrostatic discharge	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
			Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	BAT ⁽¹⁾ , VCC ⁽¹⁾ , PBI ⁽¹⁾ , PACK ⁽¹⁾	2.2		32	V
V _{SHUTDOWN-}	Shutdown voltage	V _{PACK} < V _{SHUTDOWN} –	1.8	2.0	2.2	V
V _{SHUTDOWN+}	Start-up voltage	V _{PACK} > V _{SHUTDOWN-} + V _{HYS}	2.05	2.25	2.45	V
V _{HYS}	Shutdown voltage hysteresis	V _{SHUTDOWN+} - V _{SHUTDOWN-}		250		mV



Recommended Operating Conditions (continued)

Typical values stated where $T_A = 25^{\circ}$ C and VCC = 25.2 V, Min/Max values stated where $T_A = -40^{\circ}$ C to 85°C and VCC = 2.2 V to 32 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		SMBC, SMBD, VC7EN/DISP/GPIO, CB7EN/PDSG/GPIO, PRES/SHUTDN/DISP/PDSG/GPIO ⁽¹⁾			32	
		TS1, TS2, VC7SENSE/TS3/ADCIN1/GPIO, DISP/TS4/ADCIN2/GPIO			V _{REG}	
		LEDCNTLA/PDSG/GPIO, LEDCNTLB/GPIO, LEDCNTLC/GPIO ⁽¹⁾			V _{BAT}	
V	Input voltage renge	SRP, SRN	-0.2		0.2	V
V _{IN}	Input voltage range	VC6	V_{VC5}		VC5 + 5	V
		VC5	V_{VC4}		VC4 + 5	
		VC4	V _{VC3}		VC3 + 5	
		VC3	V _{VC2}		VC2 + 5	
		VC2	V _{VC1}		VC1 + 5	
		VC1	V _{VSS}		VSS + 5	
Vo	Output voltage range	PCHG, FUSE ⁽¹⁾			32	V
C _{PBI}	External PBI capacitor		2.2			μF
T _{OPR}	Operating temperature		-40		85	°C

7.4 Thermal Information

		bq40z80	
	THERMAL METRIC ⁽¹⁾	RSM (QFN)	UNIT
		32 PINS	
R _{0JA, High K}	Junction-to-ambient thermal resistance	47.4	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	40.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.7	°C/W
ΨJT	Junction-to-top characterization parameter	0.8	°C/W
ΨJB	Junction-to-board characterization parameter	14.4	°C/W
R _{0JC(bottom)}	Junction-to-case(bottom) thermal resistance	3.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Currents						
INORMAL	NORMAL mode	CPU not active, CHG on. DSG on, High Frequency Oscillator on, Low Frequency Oscillator on, REG18 on, ADC on, ADC_Filter on, CC_Filter on, CC on, LED/Buttons/GPIOs off, SMBus not active, no Flash write		663		μΑ

Electrical Characteristics (continued)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
		CPU not active, CHG on, DSG on, High Frequency Oscillator off, Low Frequency Oscillator on, REG18 on, ADC off, ADC_Filter off, CC_Filter off, LED/Buttons/GPIOs off, SMBus not active, no Flash write		96		μA
I _{SLEEP}	SLEEP mode	CPU not active, CHG off. DSG on, High Frequency Oscillator off, Low Frequency Oscillator on, REG18 on, ADC off, ADC_Filter off, CC_Filter off, LED/Buttons/GPIOs off, SMBus not active, no Flash write, BAT = 14.4 V		90		μA
SHUTDOWN	SHUTDOWN mode	CPU not active, CHG off. DSG off, High Frequency Oscillator off, Low Frequency Oscillator off, REG18 off, ADC off, ADC_Filter off, CC_Filter off, LED/Buttons/GPIOs off, SMBus not active, no Flash write, BAT = 14.4 V		1.4		μΑ
Power Supply C	Control				L	
V _{SWITCHOVER-}	BAT to VCC switchover voltage	V _{BAT} < V _{SWITCHOVER-}	1.95	2.1	2.2	V
V _{SWITCHOVER+}	VCC to BAT switchover voltage	$V_{BAT} > V_{SWITCHOVER-} + V_{HYS}$	2.9	3.1	3.25	V
V _{HYS}	Switchover voltage hysteresis	V _{SWITCHOVER+} - V _{SWITCHOVER-}		1000		mV
		BAT pin, BAT = 0 V, VCC = 32 V, PACK = 32 V			1	
I _{LKG}	Input Leakage Current	PACK pin, BAT = 32 V, VCC = 0 V, PACK = 0 V			1	μA
		BAT and PACK terminals, BAT = 0 V, VCC = 0 V, PACK = 0 V, PBI = 32 V			1	
R _{PD}	Internal pulldown resistance	PACK	30	40	50	kΩ
AFE Power-On	Reset				ł	
V _{REGIT-}	Negative-going voltage input	V _{REG}	1.51	1.55	1.59	V
V _{HYS}	Power-on reset hysteresis	V _{REGIT+} – V _{REGIT-}	70	100	130	mV
t _{RST}	Power-on reset time		200	300	400	μs
AFE Watchdog	Reset and Wake Timer				!	
		t _{WDT} = 500	372	500	628	ms
two	AFE watchdog timeout	t _{WDT} = 1000	744	1000	1256	ms
WDT		t _{WDT} = 2000	1488	2000	2512	ms
		t _{WDT} = 4000	2976	4000	5024	ms
		t _{WAKE} = 250	186	250	314	ms
t	AFE wake timer	t _{WAKE} = 500	372	500	628	ms
twake		t _{WAKE} = 1000	744	1000	1256	ms
		t _{WAKE} = 2000	1488	2000	2512	ms
t _{FETOFF}	FET off delay after reset	t _{FETOFF} = 512	409	512	614	ms
Internal 1.8-V L	DO					
V _{REG}	Regulator voltage		1.6	1.8	2	V
$\Delta V_{O(TEMP)}$	Regulator output over temperature	ΔV_{REG} / ΔT_A , I_{REG} = 10 mA		±0.25%		
$\Delta V_{O(LINE)}$	Line regulation	ΔV_{REG} / ΔV_{BAT} , I_{BAT} = 10 mA	-0.6%		0.5%	
$\Delta V_{O(LOAD)}$	Load regulation	ΔV_{REG} / ΔI_{REG} , I_{REG} = 0 mA to 10 mA	-1.5%		1.5%	



Electrical Characteristics (continued)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
REG	Regulator output current limit	$V_{\text{REG}} = 0.9 \times V_{\text{REG(NOM)}}, V_{\text{IN}} > 2.2 \text{ V}$	20			mA
SC	Regulator short-circuit current limit	$V_{\text{REG}} = 0 \times V_{\text{REG(NOM)}}$	25	40	55	mA
PSRR _{REG}	Power supply rejection ratio	ΔV_{BAT} / ΔV_{REG} , I _{REG} = 10 mA, V _{IN} > 2.5 V, f = 10 Hz		40		dB
/ _{SLEW}	Slew rate enhancement voltage threshold	V _{REG}	1.58	1.65		V
/oltage Referer	nce 1					
V _{REF1}	Internal reference voltage	$T_A = 25^{\circ}C$, after trim	1.215	1.22	1.225	V
,		$T_A = 0^{\circ}C$ to 60°C, after trim		±50		PPM/°C
VREF1(DRIFT)	Internal reference voltage drift	$T_A = -40^{\circ}$ C to 85°C, after trim		±80		PPM/°C
/oltage Referer	nce 2					
V _{REF2}	Internal reference voltage	$T_A = 25^{\circ}C$, after trim	1.22	1.225	1.23	V
		$T_A = 0^{\circ}C$ to 60°C, after trim		±50		PPM/°C
V _{REF2(DRIFT)}	Internal reference voltage drift	$T_A = -40^{\circ}C$ to 85°C, after trim		±80		PPM/°C
VC1, VC2, VC3,	VC4, VC5, VC6, BAT, PACK					
		VC1–VSS, VC2–VC1, VC3–VC2, VC4–VC3, VC5–VC4, VC6–VC5	0.198	0.2	0.202	
<	Scaling factor	VC6–VSS	0.032	0.0333	0.034	_
-		BAT-VSS, PACK-VSS	0.0275	0.0286	0.0295	
		V _{REF2}	0.49	0.5	0.51	
		VC1–VSS, VC2–VC1, VC3–VC2, VC4–VC3, VC5–VC4, VC6–VC5	-0.2		5	5
V _{IN}	Input voltage range	VC6–VSS	-0.2		30	V
		PACK-VSS	-0.2		32	
LKG	Input leakage current	VC1, VC2, VC3, VC4, VC5, VC6, cell balancing off, cell detach detection off, ADC multiplexer off			1	μA
Cell Balancing	and Cell Detach Detection	· · ·				
R _{CB}	Internal cell balance resistance	$R_{DS(ON)}$ for internal FET switch at 2 V $<$ VDS $<$ 4 V			200	Ω
	Internal cell detach check current	VCx > VSS + 0.8 V	30	50	70	μA
ADC		1				
		Internal reference (V _{REF1})	-0.2		1	
V _{IN}	Input voltage range	External reference (V _{REG})	-0.2		0.8 × V _{REG}	V
	Full scale range	$V_{FS} = V_{REF1}$ or V_{REG}	-V _{FS}		V _{FS}	V
	Integral nonlinearity (1 LSB =	16-bit, best fit, –0.1 V to 0.8 × V_{REF1}			±8.5	
NL	$V_{\text{REF1}}/(10 \times 2^{\text{N}}) = 1.225/(10 \times 2^{15}) = 37.41 \mu\text{V})$	16-bit, best fit, -0.2 V to -0.1 V			±13.1	LSB
DE	Offset error	16-bit, post calibration, $V_{FS} = V_{REF1}$		±67	±157	μV
DED	Offset error drift	16-bit, post calibration, $V_{FS} = V_{REF1}$		0.6	3	µV/°C
ЭE	Gain error	16-bit, -0.1 V to 0.8 × V _{FS}		±0.2%	±0.8%	/FSR
GED	Gain error drift	16-bit, -0.1 V to 0.8 × V _{FS}			150	PPM/°C
EIR	Effective input resistance		8			MΩ
ADC Digital Filt	er				I	



Electrical Characteristics (continued)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
		ADCTL[SPEED1, SPEED0] = 0, 0		31.25		
		ADCTL[SPEED1, SPEED0] = 0, 1		15.63		
t _{CONV}	Conversion time	ADCTL[SPEED1, SPEED0] = 1, 0		7.81		ms
		ADCTL[SPEED1, SPEED0] = 1, 1		1.95		
Res	Resolution	No missing codes, ADCTL[SPEED1, SPEED0] = 0, 0	16			Bits
		With sign, ADCTL[SPEED1, SPEED0] = 0, 0	14	15		
E ((D = -	Effective Resolution	With sign, ADCTL[SPEED1, SPEED0] = 0, 1	13	14		Dite
Eff_Res		With sign, ADCTL[SPEED1, SPEED0] = 1, 0	11	12		Bits
		With sign, ADCTL[SPEED1, SPEED0] = 1, 1	9	10		
Current Wake	Comparator					
		$V_{WAKE} = V_{SRP} - V_{SRN} = \pm 0.625 \text{ mV}$	±0.3	±0.625	±0.9	
		$V_{WAKE} = V_{SRP} - V_{SRN} = \pm 1.25 \text{ mV}$	±0.6	±1.25	±1.8	
V _{WAKE}	Wake voltage threshold	$V_{WAKE} = V_{SRP} - V_{SRN} = \pm 2.5 \text{ mV}$	±1.2	±2.5	±3.6	mV
		$V_{WAKE} = V_{SRP} - V_{SRN} = \pm 5 \text{ mV}$	±2.4	±5.0	±7.2	
V _{WAKE(DRIFT)}	Temperature drift of V _{WAKE} accuracy			0.5%		/°C
t _{WAKE}	Time from application of current to wake interrupt			250	700	μs
t _{WAKE(SU)}	Wake comparator startup time			500	1000	μs
Coulomb Cour	nter					
V _{INPUT}	Input voltage range		-0.1		0.1	V
V _{RANGE}	Full scale range		-V _{REF1} /10		V _{REF1} /10	V
INL	Integral nonlinearity (1 LSB = $V_{REF1}/(10 \times 2^N) = 1.215/(10 \times 2^{15}) = 3.71 \ \mu\text{V})$	16-bit, best fit over input voltage range		±5.2	±22.3	LSB
OE	Offset error	16-bit, post calibration		±5.0	±10	μV
OED	Offset error drift	15-bit + sign, post calibration		0.2	0.3	µV/°C
GE	Gain error	15-bit + sign, Over input voltage range		±0.2%	±0.8%	/FSR
GED	Gain error drift	15-bit + sign, Over input voltage range			150	PPM/°C
EIR	Effective input resistance		2.5			MΩ
t _{CONV}	Conversion Time	Single conversion		250		ms
Eff_Res	Effective Resolution	Single conversion	15			Bits
Current Protec	tion Thresholds	·				
V	OCD detection threshold voltage	$V_{OCD} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 1	-16.6		-100	mV
V _{OCD}	range	$V_{OCD} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 0	-8.3		-50	mV



Electrical Characteristics (continued)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
	OCD detection threshold voltage	$V_{OCD} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 1		-5.56		mV
ΔV _{OCD}	program step	$V_{OCD} = V_{SRP} - V_{SRN}$, PROTECTION_CONTROL[RSNS] = 0		-2.78		mV
M	SCC detection threshold voltage	$V_{SCC} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 1	44.4		200	mV
V _{SCC}	range	$V_{SCC} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 0	22.2		100	mV
∆V _{SCC}	SCC detection threshold voltage	$V_{SCC} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 1		22.2		mV
Z V SCC	program step	$V_{SCC} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 0		11.1		mV
Veee	SCD1 detection threshold voltage	$V_{SCD1} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	mV
V _{SCD1}	range	$V_{SCD1} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	mV
A)/	SCD1 detection threshold voltage	$V_{SCD1} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 1		-22.2		mV
ΔV _{SCD1}	program step	$V_{SCD1} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 0		-11.1		mV
M	SCD2 detection threshold voltage	$V_{SCD2} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	mV
V _{SCD2}	range	$V_{SCD2} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	mV
ΔV_{SCD2}	SCD2 detection threshold voltage	$V_{SCD2} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 1		-22.2		mV
AV SCD2	program step	$V_{SCD2} = V_{SRP} - V_{SRN},$ PROTECTION_CONTROL[RSNS] = 0		-11.1		mV
V _{OFFSET}	OCD, SCC, and SCDx offset error	Post-trim	-2.5		2.5	mV
V _{SCALE}	OCD, SCC, and SCDx scale error	No trim	-10%		10%	
		Post-trim	-5%		5%	
Current Prote	•					
t _{OCD}	OCD detection delay time		1		31	ms
Δt _{OCD}	OCD detection delay time program step			2		ms
t _{scc}	SCC detection delay time		0		915	μs
Δt_{SCC}	SCC detection delay time program step			61		μs



Electrical Characteristics (continued)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
		PROTECTION_CONTROL[SCDDx2] = 0	0		915	μs
t _{SCD1}	SCD1 detection delay time	PROTECTION_CONTROL[SCDDx2] = 1	0		1850	μs
	SCD1 detection delay time program	PROTECTION_CONTROL[SCDDx2] = 0		61		μs
∆t _{SCD1}	step	PROTECTION_CONTROL[SCDDx2] = 1		121		μs
•	SCD2 detection delay time	PROTECTION_CONTROL[SCDDx2] = 0	0		458	μs
t _{SCD2}	SCD2 detection delay time	PROTECTION_CONTROL[SCDDx2] = 1	0		915	μs
A.+	SCD2 detection delay time program	PROTECTION_CONTROL[SCDDx2] = 0		30.5		μs
∆t _{SCD2}	step	PROTECTION_CONTROL[SCDDx2] = 1		61		μs
t _{DETECT}	Current fault detect time	$V_{SRP} - V_{SRN} = V_T - 3 \text{ mV for OCD},$ SCD1 and SCD2, $V_{SRP} - V_{SRN} =$ VT - 3 mV for SCC			160	μs
t _{ACC}	Current fault delay time accuracy	Max delay setting	-10%		10%	
Internal Temp	erature Sensor					
M	Internal temperature sensor voltage	V _{TEMPP}	-1.9		-2.1	mV/°C
V _{TEMPT}	drift	V _{TEMPP} – V _{TEMPN} , assured by design	0.177	0.178	0.179	mV/°C
NTC Thermist	tor Measurement Support (TS1, TS2, Pin	s 12 and 13 configured as TS3 and TS	64)			
		TS1	14.4	18	21.6	kΩ
P		TS2	14.4	18	21.6	kΩ
R _{NTC(PU)}	Internal pullup resistance	TS3	14.4	18	21.6	kΩ
		TS4	14.4	18	21.6	kΩ
R _{NTC(DRIFT)}			-360	-280	-200	PPM/°C
Low-Voltage	General Purpose I/O (Multifunction Pins	12 and 13 configured as GPIO)				
V _{IH}	High-level input		0.65 × V _{REG}			V
VIL	Low-level input				0.35 × V _{REG}	V
V _{OH}	Output voltage high	Output high, pullup enabled, $I_{OH} =$ -1.0 mA Output high, pullup enabled, $I_{OH} =$ -10 μ A	0.75 × V _{REG}			V
V _{OL}	Output voltage low	Output Low, I _{OL} = 1mA			0.2 × V _{REG}	V
C _{IN}	Input capacitance			5		pF
I _{LKG}	Input leakage current				1	μA
High-Voltage as VC7EN; Pi	General Purpose I/O (multifunction pins n 16 configured as PDSG)	15, 16, 17 configured as GPIO, PRES	, DISP, or	SHUTDN;	Pin 15 c	onfigured
V _{IH}	High-level input		1.3			V
V _{IL}	Low-level input				0.55	V
		Output enabled, $V_{BAT} > 5.5$ V, $I_{OH} = -0 \ \mu A$	3.5			V
V _{OH}	Output voltage high	Output enabled, V _{BAT} > 5.5 V, I _{OH} = $-10 \ \mu A$	1.8			V
	Output voltage low	Output disabled, I _{OL} = 1.5 mA		-		V



Electrical Characteristics (continued)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
C _{IN}	Input capacitance			5		pF
LKG	Input leakage current				3	μA
۲ ₀	Output reverse resistance	Between GPIO, PRES, DISP, SHUTDN, VC7EN, PDSG, and PBI	8			kΩ
General Purpo	ose I/O with Constant Current Sink (Mult	ifunction Pins 20, 21, 22 configured a	s LEDCNT	'Lx)		
V _{IH}	High-level input	LEDCNTLx	1.45			V
V _{IL}	Low-level input	LEDCNTLx			0.55	V
V _{OH}	Output voltage high	LEDCNTLx, Output Enabled, V _{BAT} > 3.0 V, I _{OH} = –22.5 mA	V _{BAT} – 1.6			V
V _{OL}	Output voltage low	LEDCNTLx, Output Disabled, V _{BAT} > 3.0 V, I _{OH} = 3 mA			0.4	V
sc	High level output current protection	LEDCNTLx	-30	-45	-60	mA
lol	Low level output current	LEDCNTLx, V_{BAT} > 3.0 V, V_{OL} > 0.4 V	15.75	22.5	29.25	mA
ILEDCNTLX	Current matching between outputs	LEDCNTLx, $V_{BAT} = V_{LED} + 2.5 V$		+/-1%		
C _{IN}	Input capacitance	LEDCNTLx		20		pF
I _{LKG}	Input leakage current	LEDCNTLx			1	μA
f _{LED}	Frequency of LED pattern	LEDCNTLx		124		Hz
t _{SHUTDOWN}	Thermal shutdown	LEDCNTLx, assured by design	120	135	150	°C
General Purpo	ose I/O (Multifunction Pins 20, 21, 22 cor	figured as GPIO) (Pin 20 configured a	as PDSG)			
V _{IH}	High-level input		1.45			V
V _{IL}	Low-level input				0.55	V
V _{OH}	Output voltage high	Output enabled, V_{BAT} > 3.0 V, I_{OH} = -22.5 mA	V _{BAT} – 1.6			V
-		Output disabled, I _{OL} = 3 mA			0.4	V
I _{SC}	High level output current protection		-30	-45	-60	mA
I _{OL}	Low level output current	V_{BAT} > 3.0 V, V_{OL} > 0.4 V	15.75	22.5	29.25	mA
C _{IN}	Input capacitance			20		pF
I _{LKG}	Input leakage current				1	uA
SMBD, SMBC	High Voltage I/O				L	
V _{IH}	Input voltage high	SMBC, SMBD, V _{REG} = 1.8 V	1.3			V
V _{IL}	Input voltage low	SMBC, SMBD, V _{REG} = 1.8 V			0.8	V
V _{OL}	Output low voltage	SMBC, SMBD, V _{REG} = 1.8 V, I _{OL} = 1.5 mA			0.4	V
C _{IN}	Input capacitance			5		pF
I _{LKG}	Input leakage current				1	μA
R _{PD}	Pulldown resistance		0.7	1	1.3	· MΩ
SMBus	- 1	+				
f _{SMB}	SMBus operating frequency	SLAVE mode, SMBC 50% duty cycle	10		100	kHz
f _{MAS}	SMBus master clock frequency	MASTER mode, no clock low slave extend		51.2		kHz
BUF	Bus free time between start and stop		4.7			μs
thd(start)	Hold time after (repeated) start		4			μs
t _{SU(START)}	Repeated start setup time		4.7			μs
	Stop setup time		4			μs
t _{HD(DATA)}	Data hold time		300			ns
t _{SU(DATA)}	Data setup time		250			ns



Electrical Characteristics (continued)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
t _{TIMEOUT}	Error signal detect time		25		35	ms
t _{LOW}	Clock low period		4.7			μs
t _{HIGH}	Clock high period		4		50	μs
t _R	Clock rise time	10% to 90%			1000	ns
t _F	Clock fall time	90% to 10%			300	ns
t _{LOW(SEXT)}	Cumulative clock low slave extend time				25	ms
t _{LOW(MEXT)}	Cumulative clock low master extend time				10	ms
SMBus XL						
f _{SMBXL}	SMBus XL operating frequency	SLAVE mode, SMBC 50% duty cycle	40		400	kHz
t _{BUF}	Bus free time between start and stop		4.7			μs
t _{HD(START)}	Hold time after (repeated) start		4			μs
t _{SU(START)}	Repeated start setup time		4.7			μs
t _{SU(STOP)}	Stop setup time		4			μs
t _{TIMEOUT}	Error signal detect time		5		20	ms
t _{LOW}	Clock low period				20	μs
t _{HIGH}	Clock high period				20	μs
FUSE Drive (A	FEFUSE)				I	-
		$V_{BAT} \ge 8 V, C_L = 1 nF, I_{AFEFUSE} = 0$ µA	6	7	8.65	V
V _{OH}	Output voltage high	V_{BAT} < 8 V, C_L = 1 nF, $I_{AFEFUSE}$ = 0 μA	V _{BAT} – 0.1		V _{BAT}	V
VIH	High-level input		1.5	2	2.5	V
AFEFUSE(PU)	Internal pullup current	V _{BAT} < 8 V, V _{AFEFUSE} = VSS		150	330	nA
R _{AFEFUSE}	Output impedance		2	2.6	3.2	kΩ
C _{IN}	Input capacitance			5		pF
t _{DELAY}	Fuse trim detection delay		128		256	μs
t _{RISE}	Fuse output rise time			5	20	μs
N-CH FET Driv	e (CHG, DSG)	•				
		$\begin{array}{l} Ratio_{DSG} = (V_{DSG} - V_{BAT}) \ / \ V_{BAT}, \ 2.2 \\ V < V_{BAT} < 4.92 \ V, \ 10 \ M\Omega \ between \\ PACK \ and \ DSG \end{array}$	2.133	2.333	2.45	_
	Output voltage ratio	$\begin{array}{l} Ratio_{CHG}$ = (V_{CHG} - V_{BAT}) / V_{BAT}, 2.2 \\ V < V_{BAT} < 4.92 \ V, 10 \ M\Omega \ between \\ BAT \ and \ CHG \end{array}	2.133	2.333	2.433	_
		$V_{DSG(ON)}$ = (V_{DSG} − V_{BAT}), V_{BAT} ≥ 4.92 V (up to 32 V), 10 MΩ between PACK and DSG	10.5	11.5	12.5	V
VFETON	Output voltage, CHG and DSG on	$V_{CHG(ON)} = (V_{CHG} - V_{BAT}), V_{BAT} \ge 4.92 V (up to 32 V), 10 M\Omega$ between BAT and CHG	10.5	11.5	12.5	V
Vertoer	Output voltage, CHG and DSG off	$V_{DSG(OFF)}$ = ($V_{DSG} - V_{PACK}$), 10 M Ω between PACK and DSG	-0.4		0.4	V
V _{FETOFF}	Super volage, or to and DOG OI	$V_{CHG(OFF)}$ = ($V_{CHG} - V_{BAT}$), 10 M Ω between BAT and CHG	-0.4		0.4	V



Electrical Characteristics (continued)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
	Dias time	$\label{eq:VDSG} \begin{array}{l} V_{DSG} \text{ from 0\% to } 35\% \ V_{DSG(ON)(TYP)}, \\ V_{BAT} \geq 2.2 \ V, \ C_L = 4.7 \ nF \ between \\ DSG \ and \ PACK, \ 5.1 \ k\Omega \ between \\ DSG \ and \ C_L, \ 10 \ M\Omega \ between \ PACK \\ and \ DSG \end{array}$		200	500	μs
t _R	Rise time	$\label{eq:V_CHG} \begin{array}{l} V_{CHG} \text{ from } 0\% \text{ to } 35\% \ V_{CHG(ON)(TYP)}, \\ V_{BAT} \geq 2.2 \ V, \ C_L = 4.7 \ nF \ between \\ CHG \ and \ BAT, \ 5.1 \ k\Omega \ between \ CHG \\ and \ C_L, \ 10 \ M\Omega \ between \ BAT \ and \\ CHG \end{array}$		200	500	μs
t _F	Fall time	V_{DSG} from $V_{DSG(ON)(TYP)}$ to 1 V, V_{BAT} ≥ 2.2 V, C_L = 4.7 nF between DSG and PACK, 5.1 kΩ between DSG and C_L , 10 MΩ between PACK and DSG		40	300	μs
		V_{CHG} from $V_{CHG(ON)(TYP)}$ to 1 V, V_{BAT} ≥ 2.2 V, C_L = 4.7 nF between CHG and BAT, 5.1 kΩ between CHG and C_L , 10 MΩ between BAT and CHG		40	200	μs
P-CH FET Dr	ive (PCHG)					
V _{FETON}	Output voltage, PCHG on	$V_{PCHG(ON)} = V_{CC} - V_{PCHG}$, 10 M Ω between VCC and CHG, $V_{BAT} \ge 8$ V	6	7	8	V
V _{FETOFF}	Output voltage, PCHG off	$V_{\text{PCHG}(\text{OFF})}$ = V_{CC} – $V_{\text{PCHG}},$ 10 $M\Omega$ between VCC and CHG	-0.4		0.4	V
t _R	Rise time	$\begin{array}{l} V_{PCHG} \text{ from 10\% to 90\%} \\ V_{PCHG(ON)(TYP)}, V_{SS} \geq 8 \text{ V}, C_L = 4.7 \\ \text{nF between PCHG and VCC, 5.1 k}\Omega \\ \text{between PCHG and C}_L, 10 \text{ M}\Omega \\ \text{between VCC and CHG} \end{array}$		40	200	μs
t _F	Fall time	$\begin{array}{l} V_{PCHG} \mbox{ from } 90\% \mbox{ to } 10\% \\ V_{PCHG(ON)(TYP)}, V_{SS} \geq 8 \mbox{ V}, C_L = 4.7 \\ nF \mbox{ between } PCHG \mbox{ and } VCC, 5.1 k\Omega \\ \mbox{ between } PCHG \mbox{ and } C_L, 10 M\Omega \\ \mbox{ between } VCC \mbox{ and } CHG \end{array}$		40	200	μs
High-Freque	ncy Oscillator	I	I		1	
f _{HFO}	Operating frequency			16.78		MHz
f	Erequency error	$T_A = -20^{\circ}C$ to 70°C, includes frequency drift	-2.5%	±0.25%	2.5%	
[†] HFO(ERR)	Frequency error	$T_A = -40$ °C to 85°C, includes frequency drift	-3.5%	±0.25%	3.5%	
tusocou	Start-up time	$T_A = -20^{\circ}$ C to 85°C, CLKCTL[HFRAMP] = 1, oscillator frequency within ±3% of nominal			4	ms
t _{HFO(SU)}		$T_A = -20^{\circ}$ C to 85°C, CLKCTL[HFRAMP] = 0, oscillator frequency within ±3% of nominal			100	μs
Low-Frequer	cy Oscillator					
f _{LFO}	Operating frequency			262.144		kHz
function	Frequency error	$T_A = -20^{\circ}C$ to 70°C, includes frequency drift	-1.5%	±0.25%	1.5%	
fLFO(ERR)		$T_A = -40$ °C to 85°C, includes frequency drift	-2.5%	±0.25%	2.5%	
t _{LFO(FAIL)}	Failure detection frequency		30	80	100	kHz
Instruction F	lash					
	Data retention		10			Years
	Flash programming write cycles		1000			Cycles



Electrical Characteristics (continued)

	PARAMETER	CONDITIONS	MIN	TYP I	ИАХ	UNIT
t _{PROGWORD}	Word programming time				40	μs
t _{MASSERASE}	Mass-erase time				40	ms
t _{PAGEERASE}	Page-erase time				40	ms
t _{FLASHREAD}	Flash-read current				2	mA
t _{FLASHWRITE}	Flash-write current				5	mA
I _{FLASHERASE}	Flash-erase current				15	mA
Data Flash						
	Data retention		10			Years
	Flash programming write cycles		20000			Cycles
t _{PROGWORD}	Word programming time				40	μs
t _{MASSERASE}	Mass-erase time				40	ms
t _{PAGEERASE}	Page-erase time				40	ms
t _{FLASHREAD}	Flash-read current				1	mA
t _{FLASHWRITE}	Flash-write current				5	mA
I _{FLASHERASE}	Flash-erase current				15	mA
ECC Authentica	ation					
I _{NORMAL+AUTH}	NORMAL mode + Authentication	CPU active, CHG on. DSG on, High Frequency Oscillator on, Low Frequency Oscillator on, REG18 on, ADC on, ADC_Filter on, CC_Filter on, CC on, SMBus not active, Authentication Start		1350		μA
t _{SIGN}	EC-KCDSA signature signing time	3.8 V < VCC or BAT < 32 V		375		ms
	Number of Authentication operations		20000			Operations









7.6 Typical Characteristics



Typical Characteristics (接下页)





Typical Characteristics (接下页)





8 Detailed Description

8.1 Overview

The bq40z80 device, incorporating patented Impedance Track[™] technology, provides cell balancing while charging or at rest. This fully integrated, single-chip, PACK–based solution provides a rich array of features for gas gauging, protection, and authentication for 2-series to 7-series cell Li-Ion and Li-Polymer battery packs, including a diagnostic lifetime data monitor and black box recorder.

8.2 Functional Block Diagram





bq40z80 ZHCSIH4A – JUNE 2018 – REVISED NOVEMBER 2018

8.3 Feature Description

8.3.1 Primary (1st Level) Safety Features

The bq40z80 supports a wide range of battery and system protection features that can easily be configured. See the *bq40z80 Technical Reference Manual* (SLUUBT5) for detailed descriptions of each protection function.

The primary safety features include:

- Cell Overvoltage Protection
- Cell Undervoltage Protection
- Cell Undervoltage Protection Compensated
- Overcurrent in Charge Protection
- Overcurrent in Discharge Protection
- Overload in Discharge Protection
- Short Circuit in Charge Protection
- Short Circuit in Discharge Protection
- Overtemperature in Charge Protection
- Overtemperature in Discharge Protection
- Undertemperature in Charge Protection
- Undertemperature in Discharge Protection
- Overtemperature FET protection
- Precharge Timeout Protection
- Host Watchdog Timeout Protection
- Fast Charge Timeout Protection
- Overcharge Protection
- Overcharging Voltage Protection
- Overcharging Current Protection
- Over Precharge Current Protection

8.3.2 Secondary (2nd Level) Safety Features

The secondary safety features of the bq40z80 can be used to indicate more serious faults via the FUSE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. See the *bq40z80 Technical Reference Manual* (SLUUBT5) for detailed descriptions of each protection function.

The secondary safety features provide protection against:

- Safety Overvoltage Permanent Failure
- Safety Undervoltage Permanent Failure
- Safety Overtemperature Permanent Failure
- Safety FET Overtemperature Permanent Failure
- Qmax Imbalance Permanent Failure
- Impedance Imbalance Permanent Failure
- Capacity Degradation Permanent Failure
- Cell Balancing Permanent Failure
- Fuse Failure Permanent Failure
- Voltage Imbalance at Rest Permanent Failure
- Voltage Imbalance Active Permanent Failure
- Charge FET Permanent Failure
- Discharge FET Permanent Failure
- AFE Register Permanent Failure
- AFE Communication Permanent Failure
- Second Level Protector Permanent Failure
- Instruction Flash Checksum Permanent Failure



Feature Description (接下页)

- Open Cell Connection Permanent Failure
- Data Flash Permanent Failure
- Open Thermistor Permanent Failure

8.3.3 Charge Control Features

The bq40z80 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range
- Handles more complex charging profiles. Allows for splitting the standard temperature range into two subranges and allows for varying the charging current according to the cell voltage
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts
- Reduces the charge difference of the battery cells in fully charged state of the battery pack gradually using a
 voltage-based cell balancing algorithm during charging. A voltage threshold can be set up for cell balancing to
 be active. This prevents fully charged cells from overcharging and causing excessive degradation and also
 increases the usable pack energy by preventing premature charge termination.
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- · Reports charging fault and also indicates charge status via charge and discharge alarms

8.3.4 Gas Gauging

The bq40z80 uses the Impedance Track algorithm to measure and calculate the available capacity in battery cells. The bq40z80 accumulates a measure of charge and discharge currents and compensates the charge current measurement for the temperature and state-of-charge of the battery. The bq40z80 estimates self-discharge of the battery and also adjusts the self-discharge estimation based on temperature. The device also has TURBO Mode 2.0/DBPTv2 support, which enables the bq40z80 to provide the necessary data for the MCU to determine what level of peak power consumption can be applied without causing a system reset or transient battery voltage level spike to trigger termination flags. See the *bq40z80 Technical Reference Manual* (SLUUBT5) for further details.

8.3.5 Multifunction Pins

The bq40z80 includes several multifunction pins that firmware uses to implement different functions. 20 is a simplified schematic of an example system implementation that uses a 7-series pack with PRECHARGE mode, six LEDs, two thermistors, and system-present functionality.



Feature Description (接下页)



图 20. Simplified Schematic of a bq40z80 Configuration

表 1 shows a summary of other common configurations.

表 1. bq40z80 M	ultifunction Pin	Combinations
----------------	------------------	--------------

Number of Cells (with Balancing)	Number of Thermistors	LEDs	LED Button	Pre-Discharge	SYSPRES
2S–6S	4	Yes	Yes (use VC7EN)	Yes (uses CB7EN)	Yes
7S	3	Yes	Yes (use PRES)	No	No
7S	2	Yes	Yes (use TS4)	No	Yes
7S	2	Yes	Yes (use TS4)	Yes (uses PRES)	No
7S	3	Yes	No	Yes (uses PRES)	No
7S	3	Yes	No	No	Yes
7S	3	No	No	Yes (uses LEDCNTLA)	Yes

8.3.6 Configuration

8.3.6.1 Oscillator Function

The bq40z80 fully integrates the system oscillators and does not require any external components to support this feature.



8.3.6.2 System Present Operation

The bq40z80 checks the PRES pin periodically (1 s). If PRES input is pulled to ground by the external system, the bq40z80 detects this as system present.

8.3.6.3 Emergency Shutdown

For battery maintenance, the emergency shutdown feature enables a push button action connecting the SHUTDN pin to shut down an embedded battery pack system before removing the battery. A high-to-low transition of the SHUTDN pin signals the bq40z80 to turn off both CHG and DSG FETs, disconnecting the power from the system to safely remove the battery pack. The CHG and DSG FETs can be turned on again by another high-to-low transition detected by the SHUTDN pin or when a data flash configurable timeout is reached.

8.3.6.4 2-Series, 3-Series, 4-Series, 5-Series, 6-Series, or 7-Series Cell Configuration

In a 2-series cell configuration, VC6 is shorted to VC5, VC4, VC3, and VC2. In a 3-series cell configuration, VC6 is shorted to VC5, VC4, and VC3. In a 4-series cell configuration, VC6 is shorted to VC5 and VC4. In a 5-series cell configuration, VC6 is shorted to VC5.

In a 7-series cell configuration, Pin 12 is configured as VC7SENSE and the pin is used as an ADC input to digitize the output of an external divider from the top of the stack. For best ADC performance, the voltage at this pin should be limited to between 0 V and 1.0 V. In this mode, the top of the stack can be up to 32 V, so a divider of approximately 32:1 or larger is generally needed. The external divider is enabled by an NFET switch controlled using the VC7EN signal from Pin 15 of the bq40z80 device.

8.3.6.5 Cell Balancing

For up to a 6-series cell configuration, the device supports cell balancing by bypassing the current of each cell during charging or at rest. If the device's internal bypass is used, up to 10 mA can be bypassed and multiple cells can be bypassed at the same time. A higher cell balance current can be achieved by using an external cell balancing circuit. In EXTERNAL CELL BALANCING mode, only one cell at a time can be balanced.

The cell balancing algorithm determines the amount of charge needed to be bypassed to balance the capacity of all cells.

Use multifunction Pin 16 (CB7EN/PDSG/GPIO) to enable cell balancing for the 7-series cell. When this mode is selected, this pin becomes an enable pin, causing an NFET to pull down a PFET gate. The PFET enables/disables the external cell balancing circuit for the seventh cell. This pin is driven high to turn on the NFET and PFET, and enable cell balancing. This pin is driven low to turn off the NFET and let the PFET gate be pulled high, disabling the divider. A pullup resistor from the PFET gate to BAT ensures that the PFET gate turns off when the pin is driven low and the NFET is off. A pulldown resistor from the NFET gate to VSS ensures that the NFET turns off while the gauge is in SHUTDOWN mode, and the pin is hi-Z.

8.3.7 Battery Parameter Measurements

8.3.7.1 Charge and Discharge Counting

The bq40z80 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement.

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SRP and SRN terminals. The integrating ADC measures bipolar signals from –0.1 V to 0.1 V. The bq40z80 detects charge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is positive, and discharge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is negative. The bq40z80 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.26 nVh.

8.3.8 Lifetime Data Logging Features

The bq40z80 offers lifetime data logging for several critical battery parameters. The following parameters are updated every 10 hours if a difference is detected between values in RAM and data flash:

- Maximum and Minimum Cell Voltages
- Maximum Delta Cell Voltage
- Maximum Charge Current



- Maximum Discharge Current
- Maximum Average Discharge Current
- Maximum Average Discharge Power
- Maximum and Minimum Cell Temperature
- Maximum Delta Cell Temperature
- Maximum and Minimum Internal Sensor Temperature
- Maximum FET Temperature
- Number of Safety Events Occurrences and the Last Cycle of the Occurrence
- Number of Valid Charge Termination and the Last Cycle of the Valid Charge Termination
- Number of Qmax and Ra Updates and the Last Cycle of the Qmax and Ra Updates
- Number of Shutdown Events
- Cell Balancing Time for Each Cell (This data is updated every two hours if a difference is detected.)
- Total FW Runtime and Time Spent in Each Temperature Range (This data is updated every two hours if a difference is detected.)

8.3.9 Authentication

To support host authentication, the bq40z80 uses Elliptic Curve Cryptography (ECC), which requires a strong 163-bit key system for the authentication process. Additionally, the private key is required to be stored only in the bq40z80 Battery Pack Manager, which makes key management more simple and secure. See the *bq40z80 Technical Reference Manual* (SLUUBT5) for further details.

8.3.10 LED Display

The bq40z80 can drive a 3-, 4-, or 5- segment LED display for remaining capacity indication and/or a permanent fail (PF) error code indication.

8.3.11 IATA Support

The bq40z80 supports IATA with several new commands and procedures. See the *bq40z80 Technical Reference Manual* (SLUUBT5) for further details.

8.3.12 Voltage

The bq40z80 updates the individual series cell voltages at TBD-second intervals. The internal ADC of the bq40z80 measures the voltage, and scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track gas gauging.

8.3.13 Current

The bq40z80 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 1-m Ω to 3-m Ω typ. sense resistor.

8.3.14 Temperature

The bq40z80 has an internal temperature sensor and inputs for up to four external temperature sensors. All five temperature sensor options can be individually enabled and configured for cell or FET temperature usage. Two configurable thermistor models are provided to allow the monitoring of cell temperature in addition to FET temperature, which use a different thermistor profile.

8.3.15 Communications

The bq40z80 uses SMBus v1.1 with MASTER mode and packet error checking (PEC) options per the SBS specification.



8.3.15.1 SMBus On and Off State

The bq40z80 detects an SMBus off state when SMBC and SMBD are low for two or more seconds. Clearing this state requires that either SMBC or SMBD transition high. The communication bus will resume activity within 1 ms.

8.3.15.2 SBS Commands

See the *bq40z80 Technical Reference Manual* (SLUUBT5) for further details.

8.4 Device Functional Modes

The bq40z80 supports three power modes to reduce power consumption:

- In NORMAL mode, the bq40z80 performs measurements, calculations, protection decisions, and data updates in 250-ms intervals. Between these intervals, the bq40z80 is in a reduced power stage.
- In SLEEP mode, the bq40z80 performs measurements, calculations, protection decisions, and data updates in adjustable time intervals. Between these intervals, the bq40z80 is in a reduced power stage. The bq40z80 has a wake function that enables exit from SLEEP mode when current flow or failure is detected.
- In SHUTDOWN mode, the bq40z80 is completely disabled.

9 Applications and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The bq40z80 is a gas gauge with primary protection support, and can be used with a 2-series to 7-series Lilon/Li-Polymer battery pack. To implement and design a comprehensive set of parameters for a specific battery pack, the Battery Management Studio (bqStudio) graphical user-interface tool must be installed on a PC during development.



9.2 Typical Applications



Copyright © 2018, Texas Instruments Incorporated

图 21. bq40z80EVM Gauge and Protector Schematic



Typical Applications (接下页)

9.2.1 Design Requirements

表 2 shows the default settings for the main parameters. Use the bqStudio tool to update the settings to meet the specific application or battery pack configuration requirements.

The device should be calibrated before any gauging test. Follow the bqStudio **Calibration** page to calibrate the device, and use the bqStudio **Chemistry** page to update the match chemistry profile to the device. *Design Parameters* shows all of the settings that are configurable in bqStudio and in the bq40z80 firmware.

DESIGN PARAMETER	EXAMPLE			
Cell Configuration	7s (7-series) ⁽¹⁾			
Design Capacity	6000 mAh			
Device Chemistry	1210 (LiCoO ₂ /graphitized carbon)			
Cell Overvoltage at Standard Temperature	4300 mV			
Cell Undervoltage	2500 mV			
Shutdown Voltage	2300 mV			
Overcurrent in CHARGE Mode	6000 mA			
Overcurrent in DISCHARGE Mode	–6000 mA			
Short Circuit in CHARGE Mode	0.1 V/Rsense across SRP, SRN			
Short Circuit in DISCHARGE Mode	0.1 V/Rsense across SRP, SRN			
Safety Overvoltage	4500 mV			
Cell Balancing	Disabled			
Internal and External Temperature Sensor	External Temperature Sensor is used. 0°C			
Undertemperature Charging				
Undertemperature Discharging	0°C			
BROADCAST Mode	Disabled			

表 2. Design Parameters

(1) When using the device the first time, if the a 1-s or 2-s battery pack is used, then a charger or power supply should be connected to the PACK+ terminal to prevent device shutdown. Then update the cell configuration (see the *bq40z80 Technical Reference Manual* [SLUUBT5] for details) before removing the charger connection.

9.2.2 Detailed Design Procedure

This application section uses the bq40z80 evaluation module (EVM) and jumper configurations to allow the user to evaluate many of the bq40z80 features.

9.2.2.1 Using the bq40z80EVM with bqStudio

The firmware installed on the bqStudio tool has bq40z80 default values, which are summarized in the *bq40z80 Technical Reference Manual* (SLUUBT5). Using the bqStudio tool, these default values can be changed to cater to specific application requirements during development once the system parameters, such as fault trigger thresholds for protection, enable/disable of certain features for operation, configuration of cells, chemistry that best matches the cell used, and more, are known.

9.2.2.2 High-Current Path

The high-current path begins at the PACK+ terminal of the battery pack. As charge current travels through the pack, it finds its way through protection FETs, a chemical fuse, the lithium-ion cells and cell connections, and the sense resistor, and then returns to the PACK– terminal. In addition, some components are placed across the PACK+ and PACK– terminals to reduce effects from electrostatic discharge.



9.2.2.2.1 Protection FETs

Select the N-CH charge and discharge FETs for a given application. For a 7-series cell application, the charge FET must be rated above the max voltage, and for this reason the TI CSD18504Q5A is used. The TI CSD18504Q5A is a 50-A, 40-V device with Rds(on) of 5.3 m Ω when the gate drive voltage is 10 V. For the discharge FET, it may see a higher voltage, and so the TI CSD18540Q5B is used. The TI CSD18540Q5B is a 100-A, 60-V device with Rds(on) of 1.8 m Ω when the gate drive voltage is 10 V.

If a precharge FET is used, R2 is calculated to limit the precharge current to the desired rate. Be sure to account for the power dissipation of the series resistor. The precharge current is limited to $(V_{CHARGER} - V_{BAT})/R2$ and maximum power dissipation is $(V_{CHARGER} - V_{BAT})^2/R2$.

The gates of all protection FETs are pulled to the source with a high-value resistor between the gate and source to ensure they are turned off if the gate drive is open.

Capacitors C1 and C2 help protect the FETs during an ESD event. Using two devices ensures normal operation if one becomes shorted. To have good ESD protection, the copper trace inductance of the capacitor leads must be designed to be as short and wide as possible. Ensure that the voltage rating of both C1 and C2 are adequate to hold off the applied voltage if one of the capacitors becomes shorted.

9.2.2.2.2 Chemical Fuse

The chemical fuse (Dexerials, Uchihashi, and so on) is ignited under command from either the bq771800 secondary voltage protection IC or from the FUSE pin of the gas gauge. Either of these events applies a positive voltage to the gate of Q9, which then sinks current from the third terminal of the fuse, causing it to ignite and open permanently.

It is important to carefully review the fuse specifications and match the required ignition current to that available from the N-CH FET. Ensure that the proper voltage, current, and Rds(on) ratings are used for this device. The fuse control circuit is discussed in detail in *FUSE Circuitry*.

9.2.2.2.3 Lithium-Ion Cell Connections

The important part about the cell connections is that high current flows through the top and bottom connections; therefore, the voltage sense leads at these points must be made with a Kelvin connection to avoid any errors due to a drop in the high-current copper trace. The location marked 6P indicates the Kelvin connection of the most positive directly measured battery node. The 7P terminal is connected by a voltage divider and the measurement of the most positive voltage in the stack is enabled using the VC7EN pin. The single-point connection at 1N to the low-current ground is needed to avoid an undesired voltage drop through long traces while the gas gauge is measuring the bottom cell voltage.

22 shows the connections for VC7SENSE, VC7EN, and CB7EN to implement the 7th cell.





图 22. 7th-Cell Sense, Enable, and Cell Balancing

9.2.2.2.4 Sense Resistor

As with the cell connections, the quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50 ppm to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the bq40z80. Select the smallest value possible to minimize the negative voltage generated on the bq40z80 V_{SS} node(s) during a short circuit. This pin has an absolute minimum of –0.3 V. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a 1-m Ω to 3-m Ω sense resistor, and a 1-m Ω sense resistor is used, shown as R52. When using 1-m Ω , large currents during a short circuit event can cause the voltage across the sense resistor to exceed the abs max of the pin. Therefore, it is required to place 100- Ω series resistors R47 and R48 as shown in the schematic.

9.2.2.2.5 ESD Mitigation

A pair of series 0.1-µF ceramic capacitors is placed across the PACK+ and PACK– terminals to help mitigate external electrostatic discharges. The two devices in series ensure continued operation of the pack if one of the capacitors becomes shorted.

Optionally, a transorb such as the SMBJ2A can be placed across the terminals to further improve ESD immunity.

9.2.2.3 Gas Gauge Circuit

The gas gauge circuit includes the bq40z80 and its peripheral components. These components are divided into the following groups: differential low-pass filter, PBI, system present, SMBus communication, FUSE circuit, and LED.



9.2.2.3.1 Coulomb-Counting Interface

The bq40z80 uses an integrating delta-sigma ADC for current measurements. Add a $100-\Omega$ resistor from the sense resistor to the SRP and SRN inputs of the device. Place a 100-pF (C29) filter capacitor across the SRP and SRN inputs. Optional 0.1-µF filter capacitors (C26 and C27) can be added for additional noise filtering, if required for your circuit.

9.2.2.3.2 Power Supply Decoupling and PBI

The bq40z80 has an internal LDO that is internally compensated and does not require an external decoupling capacitor.

The PBI pin is used as a power supply backup input pin providing power during brief transient power outages. A standard 2.2-µF ceramic capacitor is connected from the PBI pin to ground.

9.2.2.3.3 System Present

The System Present signal is used to inform the gas gauge whether the pack is installed into or removed from the system. In the host system, this pin is grounded. The PRES pin of the bq40z80 is used if J5[1, 2] jumper is installed, and is occasionally sampled to test for system present. To save power, an internal pullup is provided by the gas gauge during a brief 4- μ s sampling pulse once per second. A resistor can be used to pull the signal low and the resistance must be 20 k Ω or lower to ensure that the test pulse is lower than the VIL limit. The pullup current source is typically 10 μ A to 20 μ A.

Because the System Present signal is part of the pack connector interface to the outside <u>world</u>, it must be protected from external electrostatic discharge events. An integrated ESD protection on the PRES device pin reduces the external protection requirement to just R12 for an 8-kV ESD contact rating. However, if it is possible that the System Present signal may short to PACK+, then an E2 spark gap must be included for high-voltage protection.

9.2.2.3.4 SMBus Communication

The SMBus clock and data pins have integrated high-voltage ESD protection circuits; however, adding a ESD protection device, TPD1E10B06D (U5 and U6) and series resistor (R50 and R51), provides more robust ESD performance.

The SMBus clock and data lines have an internal pulldown. When the gas gauge senses that both lines are low (such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP mode to conserve power.

9.2.2.3.5 FUSE Circuitry

The FUSE pin of the bq40z80 is designed to ignite the chemical fuse if one of the various safety criteria is violated. The FUSE pin also monitors the state of the secondary-voltage protection IC. Q9 ignites the chemical fuse when its gate is high. The output of the bq7718xx is divided by R22 and R30, which provides adequate gate drive for Q9 while guarding against excessive back current into the bq7718xx if the FUSE signal is high.

Using C8 is generally a good practice, especially for RFI immunity. C8 may be removed, if desired, because the chemical fuse is a comparatively slow device and is not affected by any sub-microsecond glitches that come from the FUSE output during the cell connection process.

If the AFEFUSE output is not used, it should be connected to VSS.

When the bq40z80 is commanded to ignite the chemical fuse, the FUSE pin activates to give a typical 8-V output.

9.2.2.4 Secondary-Current Protection

The bq40z80 provides secondary overcurrent and short-circuit protection, cell balancing, cell voltage multiplexing, and voltage translation. The following discussion examines cell and battery inputs, pack and FET control, temperature output, and cell balancing.



9.2.2.4.1 Cell and Battery Inputs

Each cell input is conditioned with a simple RC filter, which provides ESD protection during cell connect and acts to filter unwanted voltage transients. The resistor value allows some trade-off for cell balancing versus safety protection.

The bq40z80 has integrated cell balancing FETs for cells 1 through 6, and external cell balancing for cell 7. The internal cell balancing FETs allow the AFE to bypass cell current around a given cell or numerous cells. External series resistors placed between the cell connections and the VCx I/O pins set the balancing current magnitude. The internal FETs provide a 200- Ω resistance (2 V < VDS < 4 V). Series input resistors between 100 Ω and 1 k Ω are recommended for effective cell balancing. To use the external cell balancing for the 7th cell, configure Pin 16 as CB7EN.

The BAT input uses a diode (D6) to isolate and decouple it from the cells in the event of a transient dip in voltage caused by a short-circuit event.

9.2.2.4.2 External Cell Balancing

Internal cell balancing for cells 1 through 6 can only support up to 10 mA. External cell balancing provides another option for faster cell balancing. For details, refer to the application note, *Fast Cell Balancing Using External MOSFET* (SLUA420).

9.2.2.4.3 PACK and FET Control

The PACK and V_{CC} inputs provide power to the bq40z80 from the charger. The PACK input also provides a method to measure and detect the presence of a charger. The PACK input uses a 100- Ω resistor; whereas, the V_{CC} input uses a diode to guard against input transients and prevents misoperation of the date driver during short-circuit events.

The N-CH charge and discharge FETs are controlled with 10-k Ω series gate resistors, which provide a switching time constant of a few microseconds. The 10-M Ω resistors ensure that the FETs are off in the event of an open connection to the FET drivers. Q4 is provided to protect the discharge FET (Q3) in the event of a reverse-connected charger. Without Q4, Q3 can be driven into its linear region and suffer severe damage if the PACK+ input becomes slightly negative. Q4 turns on in that case to protect Q3 by shorting its gate to source. To use the simple ground gate circuit, the FET must have a low gate turn-on threshold. If it is desired to use a more standard device, such as the 2N7002, as the reference schematic, the gate should be biased up to 3.3 V with a high-value resistor. The bq40z80 device has the capability to provide a current-limited charging path typically used for low battery voltage or low temperature charging. The bq40z80 device uses an external P-CH, precharge FET controlled by PCHG.

9.2.2.4.4 Pre-Discharge Control

Some applications have a large capacitive load that requires a pre-discharge feature that can slowly charge the cap and avoid a large current that may trip the OC protection. The bq40z80 device can be configured to use the PDSG output of Pins 16, 17, or 20 to drive the N-CH FET Q7 to turn on the pre-discharge P-CH FET Q5. The precharge rate can be set by adjusting the resistor R9.

9.2.2.4.5 Temperature Output

For the bq40z80 device, up to four thermistor inputs can be configured. TS1, TS2, TS3, and TS4 provide thermistor drive-under program control. Each pin can be enabled with an integrated 18-k Ω (typical) linearization pullup resistor to support the use of a 10-k Ω at 25°C (103) NTC external thermistor, such as a Mitsubishi BN35-3H103. The reference design includes four 10-k Ω thermistors: RT1, RT2, RT3, and RT4.

9.2.2.4.6 LEDs

Multifunction Pins 20, 21, and 22 can be configured as three LED control outputs that provide constant current sinks for driving external LEDs. These outputs are configured to provide voltage and control for up to six LEDs. No external bias voltage is required. Unused LEDCNTL pins can remain open or they can be connected to V_{SS} . The DISP pin should be connected to V_{SS} if the LED feature is not used.



9.2.3 Application Curve



10 Power Supply Recommendations

The device manages its supply voltage dynamically according to the operation conditions. Normally, the BAT input is the primary power source to the device. The BAT pin should be connected to the positive termination of the battery stack. The input voltage for the BAT pin ranges from 2.2 V to 32 V.

The VCC pin is the secondary power input, which activates when the BAT voltage falls below minimum V_{CC} . This enables the device to source power from a charger (if present) connected to the PACK pin. The VCC pin should be connected to the common drain of the CHG and DSG FETs. The charger input should be connected to the PACK pin.

11 Layout

11.1 Layout Guidelines

A battery fuel gauge circuit board is a challenging environment due to the fundamental incompatibility of highcurrent traces and ultra-low current semiconductor devices. The best way to protect against unwanted trace-totrace coupling is with a component placement, such as that shown in 🛛 24, where the high-current section is on the opposite side of the board from the electronic devices. This may not possible in many situations due to mechanical constraints. Still, every attempt should be made to route high-current traces away from signal traces, which enter the bq40z80 directly. IC references and registers can be disturbed and in rare cases damaged due to magnetic and capacitive coupling from the high-current path.

注

During surge current and ESD events, the high-current traces appear inductive and can couple unwanted noise into sensitive nodes of the gas gauge electronics, as illustrated in 🛛 25.

Layout Guidelines (接下页)



图 24. Separating High- and Low-Current Sections Provides an Advantage in Noise Immunity



Copyright © 2016, Texas Instruments Incorporated

图 25. Avoid Close Spacing Between High-Current and Low-Level Signal Lines

Kelvin voltage sensing is extremely important in order to accurately measure current and top and bottom cell voltages. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity. 26 and 27 demonstrate correct kelvin current sensing.




Layout Guidelines (接下页)



图 27. Sense Resistor, Ground Shield, and Filter Circuit Layout

11.1.1 Protector FET Bypass and Pack Terminal Bypass Capacitors

Use wide copper traces to lower the inductance of the bypass capacitor circuit. In 🛽 28, an example layout demonstrates this technique. Note that in the *bq40z80EVM-Rev A Schematic*, these capacitors are C1, C2, C3, and C4.



Copyright © 2016, Texas Instruments Incorporated

图 28. Wide Copper Traces Lower the Inductance of Bypass Capacitors C1, C2, and C3

11.1.2 ESD Spark Gap

Protect the SMBus clock, data, and other communication lines from ESD with a spark gap at the connector. The pattern in 🛿 29 is recommended, with 0.2-mm spacing between the points.







11.2 Layout Examples



图 30. bq40z80EVM RevB Top Composite





图 31. bq40z80EVM RevB Top Layer





图 32. bq40z80EVM RevB GND Layer





图 33. bq40z80EVM RevB Signal Layer





图 34. bq40z80EVM RevB Bottom Layer





图 35. bq40z80EVM RevB Bottom Layer Composite

INSTRUMENTS

Texas

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

- 《bq40z80 技术参考手册》(SLUUBT5)
- 《bq40z80 制造、生产和校准应用手册》(SLUA868)
- 《bq40z80EVM 锂离子电池组管理器评估模块用户指南》 (SLUUBZ5)
- 《如何完成 bq40z80 的成功学习周期应用手册》(SLUA848)
- 《TI 电量监测计认证秘钥打包器和编程器工具用户指南》(SLUUBU3)

12.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71** 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

Impedance Track, E2E are trademarks of Texas Instruments. Intel is a registered trademark of Intel.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

13 "机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ40Z80RSMR	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ40Z80	Samples
BQ40Z80RSMT	ACTIVE	VQFN	RSM	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ40Z80	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ40Z80RSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ40Z80RSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Mar-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ40Z80RSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
BQ40Z80RSMT	VQFN	RSM	32	250	210.0	185.0	35.0

RSM 32

4 x 4, 0.4 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RSM0032A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RSM0032A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RSM0032A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司