STL35N75LF3



N-channel 75 V, 20 mΩ typ., 32 A STripFET[™] F3 Power MOSFET in a PowerFLAT[™] 3.3x3.3 package

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	VDS	R _{DS(on)} max.	ΙD	Ртот
STL35N75LF3	75 V	25 mΩ	32 A	50 W

- Low gate charge
- Low threshold voltage device

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using STripFET™ F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.

Table 1: Device summary

Order code	Marking	Package	Packing
STL35N75LF3	35N75	PowerFLAT™ 3.3x3.3	Tape and reel

1/14

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 3.3x3.3 package information	
5	Revisio	n history	13



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vds	Drain-source voltage	75	V
V _{GS}	Gate-source voltage	±20	V
ID ⁽¹⁾	Drain current (continuous) at T _{case} = 25 °C	32	•
ID(//	Drain current (continuous) at T _{case} = 100 °C	20	A
IDM ⁽¹⁾⁽²⁾	Drain current (pulsed)	128	А
D ⁽³⁾	Drain current (continuous) at T _{pcb} = 25 °C	8	А
ID(°)	Drain current (continuous) at T _{pcb} = 100 °C	5	A
Ртот ⁽¹⁾	Total dissipation at T _{case} = 25 °C	50	W
Ртот ⁽³⁾	Total dissipation at $T_{pcb} = 25 \text{ °C}$	2.9	W
Eas ⁽⁴⁾	Single pulse avalanche energy	230	mJ
T _{stg}	Storage temperature range	EE to 150	°C
Tj	Operating junction temperature range	-55 to 150	

Notes:

 $^{(1)}\mbox{The}$ value is rated according to $R_{\mbox{thj-case}}.$

 $^{\left(2\right) }$ Pulse width is limited by safe operating area.

 $^{(3)}\mbox{The}$ value is rated according to $R_{\mbox{thj-pcb}}.$

 $^{(4)}Starting T_{j}$ = 25 °C, I_{D} = 6 A, V_{DD} = 50 V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj} -case	Thermal resistance junction-case max.	2.5	°C/W
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb max. 42.8		C/VV

Notes:

 $^{(1)}$ When mounted on a 1 inch², 2 oz Cu, FR-4 board, t < 10 s.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 250 \mu A$	75			V
	Zara nata valtaria drain	$V_{GS} = 0 V, V_{DS} = 75 V$			1	
IDSS	IDSS Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 75 V,$ $T_{case} = 125 \ ^{\circ}C^{(1)}$			10	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 20 V$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1		2.4	V
Static of	Static drain-source on-	V_{GS} = 10 V, I_D = 4 A		20	25	mΩ
R _{DS(on)} resistance		$V_{GS} = 4.5 V, I_D = 4 A$		25	30	mΩ

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	800	-	
Coss	Output capacitance	V _{DS} = 50 V, f = 1 MHz,	-	110	-	рF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	-	15	-	μ.
Qg	Total gate charge	$V_{DD} = 37.5 V, I_D = 8 A,$	-	7.5	-	
Q_{gs}	Gate-source charge	V _{GS} = 4.5 V (see Figure 14: "Test circuit for gate charge	-	3.2	-	nC
Q_gd	Gate-drain charge	behavior")	-	3.0	-	

Table 5: Dynamic

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 37.5 \text{ V}, \text{ I}_{D} = 4 \text{ A}$	-	6.8	I	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for		3	-	
t _{d(off)}	Turn-off delay time	resistive load switching times" and Figure 18: "Switching time waveform")	-	22.8	-	ns
tr	Fall time		-	2.2	-	



Electrical characteristics

_	Table 7: Source-drain diode					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 8 A	-		1.1	V
trr	Reverse recovery time		-	26		ns
Qrr	Reverse recovery charge	I _{SD} = 8 A, di/dt = 100 A/µs, V _{DD} = 60 V	-	24		nC
IRRM	Reverse recovery current		-	1.8		А

Notes:

 $^{(1)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.







DocID026698 Rev 4



Electrical characteristics







57

3 Test circuits







DocID026698 Rev 4



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



Figure 19: PowerFLAT™ 3.3x3.3 package outline -D2-BOTTOM VIEW Ť і сі Ш Ý b e SIDE VIEW 1 θ Δ - D1 -TOP VIEW -L2 Ц ĹЛ

4.1 PowerFLAT[™] 3.3x3.3 package information



8465286_A

DocID026698 Rev 4

 \mathbb{D}

+

┥╴┥╴

STL35N75LF3

LF3			Package information
	Table 8: PowerFLAT™ 3.3x	3.3 package mechanica	
Dim		mm	
Dim.	Min.	Тур.	Max.
A	0.70	0.80	0.90
b	0.25	0.30	0.39
С	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
е	0.55	0.65	0.75
E	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
Н	0.25	0.40	0.55
К	0.65	0.75	0.85
L	030	0.45	0.60
L1	0.05	0.15	0.25
L2			0.15
θ	8°	10°	12°







5 Revision history

Table 9: Document revision history

Date	Revision	Changes
16-Jul-2014	1	First release.
12-Nov-2014	2	Document status promoted from preliminary to production data. Added Section 2.1: Electrical characteristics (curves). Minor text changes.
27-Jun-2016	3	Updated title and package silhouette in cover page. Updated Section 1: "Electrical ratings". Updated Section 2: "Electrical characteristics". Updated Section 2.1: "Electrical characteristics (curves)". Minor text edits.
08-Aug-2016	4	Updated Section 2: "Electrical characteristics".



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

