

N-channel 40 V, 1.8 mΩ typ., 120 A STripFET[™] F7 Power MOSFET in a TO-220 package

TAB TAB TO-220

Figure 1: Internal schematic diagram



Datasheet - production data

Features

Order code	VDS	RDS(on)max	ID	Ртот
STP260N4F7	40 V	2.2 mΩ	120 A	235 W

Features

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STP260N4F7	260N4F7	TO-220	Tube

DocID028290 Rev 2

www.st.com

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information data	9
	4.1	TO-220 type A package information	10
5	Revisio	on history	12



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	40	V	
V _{GS}	Gate source voltage	±20	V	
I _D ⁽¹⁾	Drain current (continuous) at Tc = 25 °C	120	А	
ID ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	120	А	
IDM ⁽²⁾	Drain current (pulsed)	480	А	
Ртот	Total dissipation at $T_c = 25 \ ^{\circ}C$	235	W	
TJ	T _J Operating junction temperature range		°C	
T _{stg}	-55 to 175			

Notes:

⁽¹⁾Current limited by package.

 $^{(2)}\mbox{Pulse}$ width limited by safe operating area.

Symbol	Parameter Value		Unit
R _{thj} -case	Thermal resistance junction-case	0.64	°C/W
R _{thj} -amb	Thermal resistance junction-ambient	62.5	°C/W

Table 3: Thermal data

2 **Electrical characteristics**

(T_c = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V, I _D = 250 μ A	40			V
		V_{GS} = 0 V, V_{DS} = 40 V			1	μA
I _{DSS} Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 40 V, T _C = 125 °C ⁽¹⁾			100	μΑ	
lgss	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = 20 V$			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 60 \text{ A}$		1.8	2.2	mΩ

Table 4: On /off states

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	5600	-	pF
Coss	Output capacitance	V _{GS} = 0 V, V _{DS} = 25 V, f = 1 MHz	-	2400	-	pF
Crss	Reverse transfer capacitance		-	35	-	pF
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 120 \text{ A},$	-	67	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V	-	31	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	9	-	nC

Table 5: Dynamic

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20V, I_D = 60 A,$	-	30	-	ns
tr	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	-	21	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load	-	42	-	ns
tf	Fall time	switching times" and Figure 18: "Switching time waveform")	-	13	-	ns



Electrical characteristics

	Table 7: Source-drain diode					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 120 A	-		1.1	V
trr	Reverse recovery time	I _{SD} = 120 A, di/dt = 100 A/µs	-	68		ns
Qrr	Reverse recovery charge	V _{DD} = 32 V, T _J = 150 °C	-	98		nC
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	2.9		A

Notes:

 $^{(1)}$ Pulsed: pulse duration = 300 $\mu s,$ duty cycle 1.5%













Electrical characteristics







57

3 Test circuits









4 Package information data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.











Package information data

	Table 8: TO-220 typ	be A mechanical data	Rage momation data
Dim		mm	
Dim.	Min.	Тур.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øP	3.75		3.85
Q	2.65		2.95



Revision history 5

Date	Revision	Changes
21-Sep-2015	1	First release.
16-Jun-2016	2	Modified: title anf features in cover page Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode" Added: Section 5.1: "Electrical characteristics (curves)" Minortext changes



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

