

# N-channel 60 V, 10 mΩ typ., 11 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 3.3x3.3 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STL11N6F7	60 V	12 mΩ	11 A

#### **Features**

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

• Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packing	
STL11N6F7	11N6F	PowerFLAT™ 3.3x3.3	Tape and reel	

Contents STL11N6F7

## **Contents**

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curve)	5
3	Test cir	cuits	7
4	Packag	e mechanical data	8
	4.1	PowerFLAT 3.3x3.3 package information	9
5	Revisio	n history	12

STL11N6F7 Electrical ratings

## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	60	V
$V_{GS}$	Gate source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	47	А
	Drain current (continuous) at T <sub>C</sub> = 100 °C	30	A
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	188	Α
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C		^
ID.	Drain current (continuous) at T <sub>pcb</sub> = 100 °C		Α
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	44	Α
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	48	W
P <sub>TOT</sub> <sup>(3)</sup>	Total dissipation at T <sub>pcb</sub> = 25 °C	2.9	W
TJ	Operating junction temperature	-55 to 150	°C
T <sub>stg</sub>	T <sub>stg</sub> Storage temperature		J

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max	42.8	°C/W
R <sub>thj-case</sub>	Thermal resistance junction-case max	2.6	°C/W

#### Notes:

 $<sup>\</sup>ensuremath{^{(1)}}\xspace$  This value is rated according to  $R_{thj\text{-}c}$ 

<sup>(2)</sup>Pulse width limited by safe operating area

 $<sup>^{(3)}\</sup>text{This}$  value is rated according to  $R_{\text{thj-pcb}}$ 

 $<sup>^{(1)}</sup>$ When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec

Electrical characteristics STL11N6F7

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

**Table 4: Static** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D=1 \text{mA}, V_{GS}=0 \text{ V}$	60			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V , V <sub>DS</sub> =60 V			1	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5.5 A		10	12	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		ı	1035	ı	pF
Coss	Output capacitance	$V_{DS} = 30 \text{ V, f} = 1 \text{ MHz, } V_{GS} = 0 \text{ V}$	ı	450	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	753 = 66 V, 1 = 1 MM 12, VG3 = 6 V	-	53	-	pF
$Q_g$	Total gate charge	$V_{DD} = 30 \text{ V}, I_D = 11 \text{ A},$	-	17	-	nC
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 10 V	-	5.7	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	5.7	-	nC

**Table 6: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 5.5 A,	1	14.5	ı	ns
t <sub>r</sub>	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	1	15.3	ı	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching times")	1	19.4	ı	ns
t <sub>f</sub>	Fall time		1	8	•	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 11 A, V <sub>GS</sub> = 0 V	-		1.2	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>D</sub> = 11 A, di/dt = 100 A/μs V <sub>DD</sub> = 48 V (see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	26.8		ns
Qrr	Reverse recovery charge		-	14.2		nC
I <sub>RRM</sub>	Reverse recovery current		-	1.06		Α

Notes:



<sup>(1)</sup>Pulsed: pulse duration = 300 µs, duty cycle 1.5%

## 2.1 Electrical characteristics (curve)

Figure 2: Safe operating area GIPD051120151632SOA (A) Operation in this area is limited by  $R_{DS(en)}$   $t_p$ = 100 $\mu$ s  $t_p$ = 10ms

10<sup>1</sup>

 $\overline{V}_{DS}(V)$ 









Figure 4: Output characteristics GIPD131120151352OCH I<sub>D</sub> (A)  $V_{GS} = 10V$ 160 140 9V 120 8V 100 80 7V 60 6V 40 20 5V

















STL11N6F7 Test circuits

## 3 Test circuits

Figure 13: Test circuit for resistive load switching times







Figure 15: Test circuit for inductive load switching and diode recovery times







## 4 Package information

8/13

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STL11N6F7 Package information

# 4.1 PowerFLAT 3.3x3.3 package information

Figure 19: PowerFLAT™ 3.3x3.3 package outline




Table 8: PowerFLAT™ 3.3x3.3 package mechanical data

Di	mm				
Dim.	Min.	Тур.	Max.		
A	0.70	0.80	0.90		
b	0.25	0.30	0.39		
С	0.14	0.15	0.20		
D	3.10	3.30	3.50		
D1	3.05	3.15	3.25		
D2	2.15	2.25	2.35		
е	0.55	0.65	0.75		
E	3.10	3.30	3.50		
E1	2.90	2.90 3.00 3.10			
E2	1.60	1.70	1.80		
Н	0.25	0.40	0.55		
K	0.65	0.75	0.85		
L	030	0.45	0.60		
L1	0.05	0.15	0.25		
L2			0.15		
θ	8°	10°	12°		

Figure 20: PowerFLAT™ 3.3x3.3 recommended footprint

Revision history STL11N6F7

# 5 Revision history

**Table 9: Document revision history** 

Date	Revisi on	Changes
21-Jul-2015	1	First release.
17-Nov-2015	2	Document status changed from preliminary to production data.  Updated title and features in cover page  Updated Table 2: "Absolute maximum ratings" and Section 4: "Electrical characteristics".  Added Section 4.1: "Electrical characteristics (curve)".  Minor text changes

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

