

# N-channel 900 V, 0.60 Ω typ., 8 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data



Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub> R <sub>DS(on)</sub> max.		ID
STF8N90K5	900 V	0.68 Ω	8 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing	
STF8N90K5	8N90K5	TO-220FP	Tube	

DocID030081 Rev 1

This is information on a product in full production.

### Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter		Unit
Vgs	Gate-source voltage	±30	V
ID <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	8	А
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	5	А
ID <sup>(2)</sup>	Drain current pulsed	32	А
Ртот	Total dissipation at $T_C = 25 \text{ °C}$	30	W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_c = 25$ °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	4.5	
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	-55 to 150	℃
T <sub>stg</sub>	Storage temperature range	-55 10 150	C

#### Notes:

<sup>(1)</sup>Limited by maximum junction temperature.

<sup>(2)</sup>Pulse width limited by safe operating area

 $^{(3)}I_{SD} \leq 8$  A, di/dt  $\leq 100$  A/µs; V\_Ds peak  $\leq V_{(BR)DSS}$ 

 $^{(4)}\mathsf{V}_{\mathsf{DS}} \leq 720 \; \mathsf{V}$ 

#### Table 3: Thermal data

Symbol	Parameter		Unit
Rthj-case	Thermal resistance junction-case	4.2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

#### **Table 4: Avalanche characteristics**

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by TJ max)	2.7	A
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	250	mJ



# 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Table 5: On/off-state								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	900			V		
	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 900 V$			1	μA		
IDSS		$V_{GS} = 0 V, V_{DS} = 900 V,$ T <sub>c</sub> = 125 °C <sup>(1)</sup>			50	μA		
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μA		
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}=V_{GS},\ I_{D}=100\ \mu A$	3	4	5	V		
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, $I_D$ = 4 A		0.60	0.68	Ω		

### Table 5: On/off-state

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	426	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	41	-	pF
Crss	Reverse transfer capacitance		-	1.2	-	pF
Co(tr) <sup>(1)</sup>	Equivalent capacitance time related	$V_{DS} = 0 \text{ to } 720 \text{ V},$ $V_{GS} = 0 \text{ V}$	-	75	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related		-	28	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I <sub>D</sub> = 0 A	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 720 \text{ V}, \text{ I}_{D} = 8 \text{ A},$	-	11	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	3.5	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	4.8	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}$  Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when  $V_{\text{DS}}$  increases from 0 to 80%  $V_{\text{DSS}}$ 

 $^{(2)}\mathsf{E}\mathsf{nergy}$  related is defined as a constant equivalent capacitance giving the same stored energy as Coss when VDs increases from 0 to 80% VDss



#### Electrical characteristics

_	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 450 V, I <sub>D</sub> = 4 A,	-	14.7	-	ns		
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform")	-	13.2	-	ns		
t <sub>d(off)</sub>	Turn-off delay time		-	36.4	-	ns		
tr	Fall time		-	13.5	-	ns		

#### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		8	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		32	А
Vsd <sup>(2)</sup>	Forward on voltage	$I_{SD} = 8 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	I <sub>SD</sub> = 8 A, di/dt = 100 A/µs,	-	371		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 V$	-	4.27		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	23		A
trr	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	582		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 ^{\circ}\text{C}$	-	5.73		μC
Irrm	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	19.7		А

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area

 $^{(2)}$ Pulsed: pulse duration = 300 µs, duty cycle 1.5%

Table 9: Gate-source Zener	aboib
Table 3. Gale-Source Zerier	uloue

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V (BR)GSO	Gate-source breakdown voltage	$I_{GS}=\pm 1$ mA, $I_{D}=0$ A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.









DocID030081 Rev 1



57

#### **Electrical characteristics**







DocID030081 Rev 1

7/13

### **3** Test circuits









## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.









DocID030081 Rev 1

(5			Package information			
Table 10: TO-220FP package mechanical data						
Dim		mm				
Dim.	Min.	Тур.	Max.			
А	4.4		4.6			
В	2.5		2.7			
D	2.5		2.75			
E	0.45		0.7			
F	0.75		1			
F1	1.15		1.70			
F2	1.15		1.70			
G	4.95		5.2			
G1	2.4		2.7			
Н	10		10.4			
L2		16				
L3	28.6		30.6			
L4	9.8		10.6			
L5	2.9		3.6			
L6	15.9		16.4			
L7	9		9.3			
Dia	3		3.2			



#### **Revision history** 5

Table	11: Document	t revision	history
i ubio	The bootamon		motory

Date	Revision	Changes
28-Nov-2016	1	First release



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

