life.augmented

STF4LN80K5

N-channel 800 V, 2.1 Ω typ., 3 A MDmesh[™] K5 Power MOSFET in a TO-220FP package

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	VDS	RDS(on) max.	ID	
STF4LN80K5	800 V	2.6 Ω	3 A	

- Industry's lowest R_{DS(on)} * area
- Industry's best FoM (figure of merit)
- Ultra low-gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STF4LN80K5	4LN80K5	TO-220FP	Tube

DocID027806 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12



1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 30	V
ID ⁽¹⁾	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	3	А
I _D ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	1.9	А
ID ⁽²⁾	Drain current pulsed	12	А
Ртот	Total dissipation at $T_C = 25 \ ^{\circ}C$	20	W
V _{iso}	Insulation withstand voltage (RMS) from all three leads to external heat sink. (t = 1 s; $T_c = 25$ °C)	2500	V
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15	
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	- 55 to 150	°C
T _{stg}	Storage temperature range	- 55 10 150	C

Notes:

⁽¹⁾Limited by maximum junction temperature.

 $^{(2)}\mbox{Pulse}$ width limited by safe operating area

 $^{(3)}I_{SD}{\leq}$ 3 A, di/dt{\leq}100 A/µs; V_Ds peak ${\leq}$ V(BR)DSS, V_DD = 400 V. $^{(4)}V_DS {\leq}$ 640 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj} -case	Thermal resistance junction-case	6.25	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by Tjmax)	0.8	А
E _{AS}	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	160	mJ



2 Electrical characteristics

 $T_C = 25$ °C unless otherwise specified

Table 5: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V(BR)DSS	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	800			V
		$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ T _c = 125 °C ⁽¹⁾			50	μA
I _{GSS}	Gate body leakage current	$V_{DS}=0~V,~V_{GS}=\pm~20~V$			± 10	μA
V _{GS(th)}	Gate threshold voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 100 \; \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V_{GS} = 10 V, I_{D} = 1 A		2.1	2.6	Ω

Table 5: On/off-state

Notes:

⁽¹⁾ Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	122	-	pF
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	11	-	pF
C _{rss}	Reverse transfer capacitance	V _{GS} = 0 V		0.3	-	pF
Co(tr) ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	-	23	-	pF
$C_{o(er)}^{(2)}$	Equivalent capacitance energy related	V _{GS} = 0 V		9	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$	-	18	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 2.5 \text{ A}$	-	3.7	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V,	-	1	-	nC
Q _{gd}	Gate-drain charge	see Figure 15: "Test circuit for gate charge behavior"	-	2.2	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

 $^{(2)}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .



Electrical characteristics

	Table 7: Switching times							
Symbol Parameter Test conditions				Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I _D = 1.25 A, R _G = 4.7 Ω	-	7	-	ns		
tr	Rise time	$V_{GS} = 10 \text{ V}$, see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform"		9	-	ns		
t _{d(off)}	Turn-off delay time			31	-	ns		
t _f	Fall time			25	-	ns		

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		3	А
Isdm ⁽¹⁾	Source-drain current (pulsed)		-		12	А
Vsd ⁽²⁾	Forward on voltage	$I_{SD} = 2.5 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	I _{SD} = 2.5 A, di/dt = 100 A/μs,	-	230		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, see Figure 16: "Test circuit for inductive load switching and diode	-	1.04		μC
I _{RRM}	Reverse recovery current	recovery times"		9		А
trr	Reverse recovery time	I _{SD} = 2.5 A, di/dt = 100 A/µs,		368		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C},$ see Figure 16: "Test circuit for	-	1.53		μC
Irrm	Reverse recovery current	inductive load switching and diode recovery times"		8		А

Notes:

⁽¹⁾Pulse width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.











Electrical characteristics









3 Test circuits







DocID027806 Rev 2



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.









DocID027806 Rev 2

STF4LN80K5

K5			Package information
	Table 10: TO-220FP pa	ckage mechanical data	
Dim.		mm	
Dim.	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2



Revision history 5

Table 11: Document revision history

Date	Revision	Changes
04-Jun-2015	1	First release.
18-May-2016	2	Document status promoted from preliminary data to production data. Updated Figure 1: "Internal schematic diagram". Updated Section 1: "Electrical ratings", Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)". Updated Section 3: "Test circuits". Minor text changes.



STF4LN80K5

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

