与 USB 兼容且支持 USB-OTG 的 bq24157 全集成式开关模式充电器

1 特性

- 无需电池也可为系统加电
- 充电速度快于线性充电器
- 高精度电压和电流调节
  - 输入电流调节精度：±5%（100mA 和 500mA)
  - 充电电压调节精度：±0.5% (25°C)，±1%（0°C 至 125°C）
  - 充电电流调节精度：±5%
- 基于动态电源管理 (VIN DPM) 的输入电压
- 故障适配器检测和抑制
- 用于最大充电电压和电流限制的安全限制寄存器
- 用于单节锂离子和锂聚合物电池组的高效微型 USB / 交流电池充电器
- 20V 额定最大绝对输入电压
- 6.5V 最大运行输入电压
- 内置电流感测和限制
- 通过集成功率 FET 实现高达 1.55A 的充电速率
- 可由 I^2C 设定的充电参数™兼容接口（速率高达 3.4Mbps）：
  - 输入电流限制
  - VIN DPM 阈值
  - 快速充电/终止电流
  - 充电调节电压（3.5V 至 4.44V）
  - 低充电电流模式启用/禁用
  - 终端启用/禁用
- 使用 55mΩ 感应电阻器支持高达 1.55A 的充电电流
- 同步固定频率脉宽调制 (PWM) 控制器，运行在 3MHz 上时，占空比 0% 至 99.5%
- 针对低功耗的自动高阻抗模式
- 稳健耐用的保护
  - 反向漏电保护防止电池亏电
  - 热调节和保护
  - 输入/输出过压保护
- 针对充电和故障的状态输出
- 支持 USB 的引导序列
- 自动充电
- USB OTG 的升压模式操作
  - 输入电压范围（电池供电）：3.2V 至 4.5V
- 2.1mm x 2mm 20 引脚 WCSP 封装

2 应用范围

- 手机和智能电话
- MP3 播放器
- 手持设备

3 说明

bq24157 是一款紧凑、灵活、高效的 USB 友好型开关模式充电管理器件，适用于各种便携式 接口中使用的单节锂离子和锂聚合物电池。可通过一个 I^2C 接口对充电参数进行编程。IC 将同步 PWM 控制器、功率 MOSFET、输入电流感应、高准确度电流和电压调节以及充电终止功能集成到小型 WCSP 封装中。

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq24157	WCSP（20 引脚）	2.1mm x 2.0mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

典型应用电路



目录

1 特性 ... 1
2 应用范围 ... 1
3 说明 ... 1
4 修订历史记录 ... 2
5 说明 （续） ... 4
6 Device Comparisons ... 4
7 Pin Configuration and Functions ... 5
8 Specifications ... 6
8.1 Absolute Maximum Ratings ... 6
8.2 ESD Ratings ... 6
8.3 Recommended Operating Conditions ... 6
8.4 Thermal Information ... 6
8.5 Electrical Characteristics ... 7
8.6 Timing Requirements ... 9
8.7 Typical Characteristics ... 10
9 Detailed Description ... 12
9.1 Overview ... 12
9.2 Functional Block Diagrams ... 13
9.3 Operational Flow Chart ... 15
9.4 Feature Description ... 16
9.5 Device Functional Modes ... 18
9.6 Programming ... 23
9.7 Register Description ... 27
10 Application and Implementation ... 30
10.1 Application Information ... 30
10.2 Typical Performance Curves ... 34
11 Power Supply Recommendations ... 36
11.1 System Load After Sensing Resistor ... 36
12 Layout ... 38
12.1 Layout Guidelines ... 38
12.2 Layout Example ... 39
13 Device and Documentation Support ... 40
13.1 Documentation Support ... 40
13.2 接收文档更新通知 ... 40
13.3 Community Resources ... 40
13.4 商标 ... 40
13.5 静电放电警告 ... 40
13.6 Glossary ... 40
14 机械、封装和可订购信息 ... 41
14.1 封装概要 ... 41

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision D (July 2016) to Revision E **Page**

- Changed Output voltage (with respect to PGND) - SW MIN value From: –0.7 To: –2 in the *Absolute Maximum Ratings* ... 6
- Deleted graphs "Cycle by Cycle Current Limiting in Charge Mode" and "PWM Charging Waveform" from the *Typical Characteristics* ... 10
- Deleted list item "Default charge current will be 550 mA, if 68-mΩ sensing resistor is used, since default LOW_CHG = 0." following Table 8 ... 28

Changes from Revision B (October 2013) to Revision C **Page**

- 添加了 *ESD 额定值* 表、*时序要求* 表、*特性 说明* 部分、*器件功能模式*、*应用和实施* 部分、*电源建议* 部分、*布局* 部分、*器件和文档支持* 部分以及*机械、封装和可订购信息* 部分。 ... 1
- 在*特性* 中将“通过集成功率 FET 实现高达 1.25A 的充电速率”更改为“通过集成功率 FET 实现高达 1.55A 的充电速率” ... 1
- Changed the $I_{CHARGE(MAX)}$ row of the *Device Comparisons* table. ... 4
- Changed capacitor from 10-nF to 33-nF for BOOT pin in the *Pin Functions* table ... 5
- Changed Note 1 in the *Electrical Characteristics* table From: "While in 15-min mode" To: "While in DEFAULT mode" ... 7
- Deleted "t_{15M}, 15 minute safety timer" in the *Electrical Characteristics* table ... 7
- Changed Figure 3 "15 Minute Mode" To: "DEFAULT Mode" and "32 S Mode" To" HOST Mode" ... 10
- Changed Figure 8 text note From: "32S mode" To: "HOST MODE" ... 10
- Changed Figure 14 ... 15
- Added *Battery Detection at Power Up in DEFAULT Mode* ... 18
- Changed section *15-Minute Safety Timer* To: *DEFAULT Mode* ... 18
- Added Figure 26 and Figure 27 ... 34
- Changed section title From: *Design considerations and potential issues:* To: *Design Requirements and Potential Issues:* ... 36

Changes from Revision A (March 2013) to Revision B **Page**

- Changed Table 8 Memory location: 05, Bit B5 Function description from "....(default 0)" to ".....(default 1) 28

Changes from Original (September 2012) to Revision A **Page**

- 从“典型应用电路”中删除了电容器 C_{O2} 1
- Deleted capacitor C_{O2} from Figure 23 30

5 说明（续）

IC 分三个阶段对电池进行充电：调节、恒定电流和恒定电压。输入电流被自动限制在主机设定的值上。根据电池电压和用户可选最小电流水平，充电被终止。一个带有复位控制的安全定时器为 I^2C 接口提供安全备份。正常运行期间，如果电池电压低于一个内部阈值，IC 自动重新启动充电周期并当输入电压被移除后，自动进入睡眠模式或者高阻抗模式。充电状态可通过 I^2C 接口报告给主机。在充电过程中，IC 监控它的结温 (T_J) 并且一旦 T_J 增加到大约 125°C 时，减少充电电流。为了支持 USB OTG 器件，bq24157 可通过提升电池电压提供 VBUS (5.05V)。此 IC 采用 20 引脚 WCSP 封装。

6 Device Comparisons

PART NUMBER	bq24157
VOVP (V)	6.5
D4 Pin Definition	OTG
$I_{CHARGE(MAX)}$ at POR in default mode with $R_{(SNS)}$ = 68 mΩ (55 mΩ) and OTG=High on bq24157(mA)	325 (402)
$I_{CHARGE(MAX)}$ in HOST mode with $R_{(SNS)}$ = 68 mΩ (55 mΩ) and Safety Limit Register increased from default (A)(1)	1.25 (1.55)
Output regulation voltage at POR (V)	3.54
Boost Function	Yes
Input Current Limit in Default Mode	100 mA (OTG=LOW); 500 mA (OTG=High)
Battery Detection at Power Up	No
I2C Address	6AH
PN1 (bit4 of 03H)	1
PN0 (bit3 of 03H)	0
Safety Timer and WD Timer	Disabled
100 ms Power Up Delay	No

(1) See Application Section for explanation and calculations on using different sense resistors.

7 Pin Configuration and Functions

Pin Layout (20-Bump YFF Package)
bq24157
(Top View)



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BOOT	A3	I/O	Bootstrap capacitor connection for the high-side FET gate driver. Connect a 33-nF ceramic capacitor (voltage rating ≥ 10 V) from BOOT pin to SW pin.
CD	E2	I	Charge disable control pin. CD=0, charge is enabled. CD=1, charge is disabled and VBUS pin is high impedance to GND.
CSIN	E1	I	Charge current-sense input. Battery current is sensed across an external sense resistor. A 0.1-µF ceramic capacitor to PGND is required.
CSOUT	E4	I	Battery voltage and current sense input. Bypass it with a ceramic capacitor (minimum 0.1 µF) to PGND if there are long inductive leads to battery.
OTG	D4	I	Boost mode enable control or input current limiting selection pin. When OTG is in active status, the device is forced to operate in boost mode. It has higher priority over I^2C control and can be disabled using the control register. At POR while in default mode, the OTG pin is used as the input current limiting selection pin. The I^2C register is ignored at startup. When OTG=High, I_{IN_LIMIT} = 500mA and when OTG = Low, I_{IN_LIMIT} = 100mA.
PGND	D1, D2, D3		Power ground
PMID	B1, B2, B3	I/O	Connection point between reverse blocking FET and high-side switching FET. Bypass it with a minimum of 3.3-µF capacitor from PMID to PGND.
SCL	A4	I	I^2C interface clock. Connect a 10-kΩ pullup resistor to 1.8V rail (V_{AUX}= V_{CC_HOST})
SDA	B4	I/O	I^2C interface data. Connect a 10-kΩ pullup resistor to 1.8V rail (V_{AUX}= V_{CC_HOST})
STAT	C4	O	Charge status pin. Pull low when charge in progress. Open drain for other conditions. During faults, a 128-µs pulse is sent out. STAT pin can be disabled by the EN_STAT bit in control register. STAT can be used to drive a LED or communicate with a host processor.
SW	C1, C2, C3	O	Internal switch to output inductor connection.
VBUS	A1, A2	I/O	Charger input voltage. Bypass it with a 1-µF ceramic capacitor from VBUS to PGND. It also provides power to the load during boost mode .
VREF	E3	O	Internal bias regulator voltage. Connect a 1µF ceramic capacitor from this output to PGND. External load on VREF is not recommended.

8 Specifications

8.1 Absolute Maximum Ratings (1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	Supply voltage (with respect to PGND(3))	VBUS; $V_{PMID} \geq V_{BUS}$ –0.3 V	–2	20	V
	Input voltage (with respect to PGND(3))	SCL, SDA, OTG, SLRST, CSIN, CSOUT, CD	–0.3	7	V
	Output voltage (with respect to PGND(3))	PMID, STAT	–0.3	20	V
		VREF	7		V
		BOOT	–0.7	20	V
		SW	–2(4)	20	V
	Voltage difference between CSIN and CSOUT inputs ($V_{(CSIN)} – V_{(CSOUT)}$)		±7		V
	Voltage difference between BOOT and SW inputs ($V_{(BOOT)} – V_{(SW)}$)		-0.3	7	V
	Voltage difference between VBUS and PMID inputs ($V_{(VBUS)} – V_{(PMID)}$)		–7	0.7	V
	Voltage difference between PMID and SW inputs ($V_{(PMID)} – V_{(SW)}$)		–0.7	20	V
	Output sink	STAT	10		mA
	Output Current (average)	SW	1.55(2)		A
T_A	Operating free-air temperature range		–30	85	°C
T_J	Junction temperature		–40	125	°C
T_{stg}	Storage temperature range		–45	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.
(2) Duty cycle for output current should be less than 50% for 10- year life time when output current is above 1.25A.
(3) All voltages are with respect to PGND if not specified. Currents are positive into, negative out of the specified terminal, if not specified. Consult Packaging Section of the data sheet for thermal limitations and considerations of packages.
(4) 20 ns duration

8.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{BUS}	Supply voltage, bq24157	4		6(1)	V
T_J	Operating junction temperature range	–40		125	°C

(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOST or SW pins. A *tight* layout minimizes switching noise.

8.4 Thermal Information

THERMAL METRIC(1)		bq24157 YFF (20 Pins)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	85	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	25	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55	°C/W
ψ_{JT}	Junction-to-top characterization parameter	4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	50	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

8.5 Electrical Characteristics

Circuit of Figure 23, VBUS = 5 V, HZ_MODE = 0, OPA_MODE = 0 (CD = 0), T_J = –40°C to 125°C, T_J = 25°C for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT CURRENTS							
$I_{(VBUS)}$	VBUS supply current control	VBUS > VBUS(min), PWM switching			10		mA
		VBUS > VBUS(min), PWM NOT switching				5	
		0°C < T_J < 85°C, CD=1 or HZ_MODE=1			15	23	µA
I_{lgk}	Leakage current from battery to VBUS pin	0°C < T_J < 85°C, $V_{(CSOUT)}$ = 4.2 V, High Impedance mode, VBUS = 0 V				5	µA
	Battery discharge current in High Impedance mode, (CSIN, CSOUT, SW pins)	0°C < T_J < 85°C, $V_{(CSOUT)}$ = 4.2 V, High Impedance mode, V = 0 V, SCL, SDA, OTG = 0 V or 1.8 V				23	µA
VOLTAGE REGULATION							
$V_{(OREG)}$	Output regulation voltage programable range	Operating in voltage regulation, programmable		3.5		4.44	V
	Voltage regulation accuracy	T_A = 25°C		–0.5%		0.5%	
				–1%		1%	
CURRENT REGULATION (FAST CHARGE)							
$I_{O(CHARGE)}$	Output charge current programmable range	$V_{(LOWV)}$ ≤ $V_{(CSOUT)}$ < $V_{(OREG)}$, VBUS > $V_{(SLP)}$, $R_{(SNS)}$ = 68 mΩ, LOW_CHG=0, Programmable		550		1250	mA
	Low charge current	V_{LOWV} ≤ V_{CSOUT} < V_{OREG}, VBUS >V_{SLP}, R_{SNS}= 68 mΩ, LOW_CHG=1, OTG=High			325	350	mA
	Regulation accuracy of the voltage across $R_{(SNS)}$ (for charge current regulation) $V_{(IREG)}$ = $I_{O(CHARGE)}$ × $R_{(SNS)}$	37.4 mV ≤ $V_{(IREG)}$< 44.2mV		–3.5%		3.5%	
		44.2 mV ≤ $V_{(IREG)}$		-3%		3%	
WEAK BATTERY DETECTION							
$V_{(LOWV)}$	Weak battery voltage threshold programmable range[2] (1)	Adjustable using I^2C control		3.4		3.7	V
	Weak battery voltage accuracy			–5%		5%	
	Hysteresis for $V_{(LOWV)}$	Battery voltage falling			100		mV
CD, OTG and SLRST PIN LOGIC LEVEL							
V_{IL}	Input low threshold level					0.4	V
V_{IH}	Input high threshold level			1.3			V
$I_{(bias)}$	Input bias current	Voltage on control pin is 5 V				1.0	µA
CHARGE TERMINATION DETECTION							
$I_{(TERM)}$	Termination charge current programmable range	$V_{(CSOUT)}$ > $V_{(OREG)}$ – $V_{(RCH)}$, VBUS > $V_{(SLP)}$, $R_{(SNS)}$ = 68 mΩ, Programmable		50		400	mA
	Regulation accuracy for termination current across $R_{(SNS)}$ $V_{(IREG\_TERM)}$ = $I_{O(TERM)}$ × $R_{(SNS)}$	3.4 mV ≤ $V_{(IREG\_TERM)}$ ≤ 6.8 mV		–15%		15%	
		6.8 mV < $V_{(IREG\_TERM)}$ ≤ 17 mV		–10%		10%	
		17 mV < $V_{(IREG\_TERM)}$ ≤ 27.2 mV		–5.5%		5.5%	
BAD ADAPTOR DETECTION							
V_{IN}(min)	Input voltage lower limit	BAD ADAPTOR DETECTION		3.6	3.8	4	V
	Hysteresis for V_{IN}(min)	Input voltage rising		100		200	mV
I_{SHORT}	Current source to GND	During bad adaptor detection		20	30	40	mA
INPUT BASED DYNAMIC POWER MANAGEMENT							
V_{IN_DPM}	Input Voltage DPM threshold programmable range			4.2		4.76	V
	VIN DPM threshold accuracy			–3%		1%	
INPUT CURRENT LIMITING							
I_{IN_LIMIT}	Input current limiting threshold	I_{IN} = 100 mA	T_J = 0°C – 125°C	88	93	98	mA
			T_J = –40°C –125°C	86	93	98	
		I_{IN} = 500 mA	T_J = 0°C – 125°C	450	475	500	mA
			T_J = –40°C –125°C	440	475	500	

(1) While in DEFAULT mode, if a battery that is charged to a voltage higher than this voltage is inserted, the charger enters Hi-Z mode and awaits I^2C commands.

Electrical Characteristics (continued)

Circuit of Figure 23, VBUS = 5 V, HZ_MODE = 0, OPA_MODE = 0 (CD = 0), T_J = –40°C to 125°C, T_J = 25°C for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VREF BIAS REGULATOR						
V_{REF}	Internal bias regulator voltage	VBUS >V_{IN}(min) or $V_{(CSOUT)}$ > VBUS(min), $I_{(VREF)}$ = 1 mA, $C_{(VREF)}$ = 1 µF	2		6.5	V
	V_{REF} output short current limit			30		mA
BATTERY RECHARGE THRESHOLD						
$V_{(RCH)}$	Recharge threshold voltage	Below $V_{(OREG)}$	100	120	150	mV
STAT OUTPUTS						
$V_{OL(STAT)}$	Low-level output saturation voltage, STAT pin	I_O = 10 mA, sink current			0.55	V
	High-level leakage current for STAT	Voltage on STAT pin is 5 V			1	µA
I^2C BUS LOGIC LEVELS AND TIMING CHARACTERISTICS						
V_{OL}	Output low threshold level	I_O = 10 mA, sink current			0.4	V
V_{IL}	Input low threshold level	$V_{(pull-up)}$ = 1.8 V, SDA and SCL			0.4	V
V_{IH}	Input high threshold level	$V_{(pull-up)}$ = 1.8 V, SDA and SCL	1.2			V
$I_{(BIAS)}$	Input bias current	$V_{(pull-up)}$ = 1.8 V, SDA and SCL			1	µA
$f_{(SCL)}$	SCL clock frequency				3.4	MHz
BATTERY DETECTION						
$I_{(DETECT)}$	Battery detection current before charge done (sink current) (2)	Begins after termination detected, $V_{(CSOUT)}$ ≤ $V_{(BATREG)}$		–0.5		mA
SLEEP COMPARATOR						
$V_{(SLP)}$	Sleep-mode entry threshold, VBUS – V_{CSOUT}	2.3 V ≤ $V_{(CSOUT)}$ ≤ $V_{(BATREG)}$, V_{BUS} falling	0	40	100	mV
$V_{(SLP\_EXIT)}$	Sleep-mode exit hysteresis	2.3 V ≤ $V_{(CSOUT)}$ ≤ $V_{(BATREG)}$	140	200	260	mV
UNDERVOLTAGE LOCKOUT (UVLO)						
UVLO	IC active threshold voltage	V_{BUS} rising - Exits UVLO	3.05	3.3	3.55	V
$UVLO_{(HYS)}$	IC active hysteresis	V_{BUS} falling below UVLO - Enters UVLO	120	150		mV
PWM						
	Voltage from BOOT pin to SW pin	During charge or boost operation			6.5	V
	Internal top reverse blocking MOSFET on-resistance	$I_{IN(LIMIT)}$ = 500 mA, Measured from VBUS to PMID		180	250	mΩ
	Internal top N-channel Switching MOSFET on-resistance	Measured from PMID to SW, V_{BOOT} – V_{SW}= 4V		120	250	
	Internal bottom N-channel MOSFET on-resistance	Measured from SW to PGND		110	210	
$f_{(OSC)}$	Oscillator frequency			3.0		MHz
	Frequency accuracy		–10%		10%	
$D_{(MAX)}$	Maximum duty cycle			99.5%		
$D_{(MIN)}$	Minimum duty cycle		0			
	Synchronous mode to non-synchronous mode transition current threshold (2)	Low-side MOSFET cycle-by-cycle current sensing		100		mA
CHARGE MODE PROTECTION						
$V_{OVP\_IN\_USB}$	Input VBUS OVP threshold voltage	VBUS threshold to turn off converter during charge	6.3	6.5	6.7	V
V_{OVP}	Output OVP threshold voltage	$V_{(CSOUT)}$ threshold over $V_{(OREG)}$ to turn off charger during charge	110	117	121	%V_{OREG}
	$V_{(OVP)}$ hysteresis	Lower limit for $V_{(CSOUT)}$ falling from above $V_{(OVP)}$		11		
I_{LIMIT}	Cycle-by-cycle current limit for charge	Charge mode operation	1.8	2.4	3.0	A
V_{SHORT}	Trickle to fast charge threshold	$V_{(CSOUT)}$ rising	2.0	2.1	2.2	V
	V_{SHORT} hysteresis	$V_{(CSOUT)}$ falling below V_{SHORT}		100		mV
I_{SHORT}	Trickle charge charging current	$V_{(CSOUT)}$ ≤ $V_{SHORT)}$	20	30	40	mA

(2) Bottom N-channel FET always turns on for ~30 ns and then turns off if current is too low.

Electrical Characteristics (continued)

Circuit of Figure 23, VBUS = 5 V, HZ_MODE = 0, OPA_MODE = 0 (CD = 0), T_J = –40°C to 125°C, T_J = 25°C for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BOOST MODE OPERATION FOR V_{BUS} (OPA_MODE = 1, HZ_MODE = 0)						
V_{BUS_B}	Boost output voltage (to VBUS pin)	2.5V < $V_{(CSOUT)}$ < 4.5 V		5.05		V
	Boost output voltage accuracy	Including line and load regulation	–3%		3%	
I_{BO}	Maximum output current for boost	V_{BUS_B} = 5.05 V, 2.5 V < $V_{(CSOUT)}$ < 4.5 V, T_J= 0°C – 125°C	200			mA
I_{BLIMIT}	Cycle by cycle current limit for boost	V_{BUS_B} = 5.05 V, 2.5 V < $V_{(CSOUT)}$ < 4.5 V		1.0		A
V_{BUSOVP}	Overvoltage protection threshold for boost (VBUS pin)	Threshold over VBUS to turn off converter during boost	5.8	6.0	6.2	V
	V_{BUSOVP} hysteresis	V_{BUS} falling from above V_{BUSOVP}		162		mV
V_{BATMAX}	Maximum battery voltage for boost (CSOUT pin)	$V_{(CSOUT)}$ rising edge during boost	4.75	4.9	5.05	V
	V_{BATMAX} hysteresis	$V_{(CSOUT)}$ falling from above V_{BATMAX}		200		mV
V_{BATMIN}	Minimum battery voltage for boost (CSOUT pin)	During boosting		2.5		V
		Before boost starts		2.9	3.05	V
	Boost output resistance at high-impedance mode (From VBUS to PGND)	CD = 1 or HZ_MODE = 1	217			kΩ
PROTECTION						
$T_{SHTDWN)}$	Thermal trip			165		°C
	Thermal hysteresis			10		
T_{CF}	Thermal regulation threshold	Charge current begins to reduce		120		

8.6 Timing Requirements

			MIN	NOM	MAX	UNIT
WEAK BATTERY DETECTION						
	Deglitch time for weak battery threshold	Rising voltage, 2-mV over drive, t_{RISE} = 100 ns		30		ms
CHARGE TERMINATION DETECTION						
	Deglitch time for charge termination	Both rising and falling, 2-mV overdrive, t_{RISE}, t_{FALL} = 100 ns		30		ms
BAD ADAPTOR DETECTION						
	Deglitch time for VBUS rising above V_{IN}(min)	Rising voltage, 2-mV overdrive, t_{RISE} = 100 ns		30		ms
t_{INT}	Detection Interval	Input power source detection		2		s
BATTERY RECHARGE THRESHOLD						
	Deglitch time	$V_{(CSOUT)}$ decreasing below threshold, t_{FALL} = 100 ns, 10-mV overdrive		130		ms
BATTERY DETECTION						
t_{DETECT}	Battery detection time			262		ms
SLEEP COMPARATOR						
	Deglitch time for VBUS rising above $V_{(SLP)}$ + $V_{(SLP\_EXIT)}$	Rising voltage, 2-mV overdrive, t_{RISE} = 100 ns		30		ms
UNDERVOLTAGE LOCKOUT (UVLO)						
	Power up delay			140		ms

8.7 Typical Characteristics

Using circuit shown in Figure 23, T_A = 25°C, unless otherwise specified.



VBUS = 5 V at 8 mA, V_{BAT} = 3.2V, Iin_limit = 100 mA, I_{CHG} = 550 mA

Figure 1. Poor Source Detection



Vin = 5 V, V_{BAT} = 3. 2V, No Input Current Limit, I_{CHG} = 1550mA

Figure 2. Charge Current Ramp Up



VBUS = 5 V, V_{BAT} = 3.1V, Iin_limit = 100/500mA (OTG Control, DEFAULT Mode), Iin_limit = 100 mA (I^2C Control, HOST Mode)

Figure 3. Input Current Control



VBUS = 5 V at 500 mA, V_{BAT} = 3.5V, I_{CHG} = 1550 mA, V_{IN_DPM} = 4.52 V

Figure 4. VIN Based DPM



Figure 5. Charger Efficiency



VBUS = 5.05 V V_{BAT} = 3.5 V
R_{LOAD} (at VBUS) = 1 kΩ to 0.5 Ω

Figure 6. VBUS Overload Waveforms (BOOST Mode)

Typical Characteristics (continued)



VBUS = 5.05 V V_{BAT} = 3.5 V I_{BUS} = 217 mA

Figure 7. Load Step Down Response (BOOST Mode)



VBUS = 4.5 V (Charge Mode)/5.1 V (Boost Mode), V_{BAT} = 3.5V, I_{IN_LIM} = 500 mA, (HOST Mode)

Figure 8. BOOST to Charge Mode Transition (OTG Control)



Figure 9. BOOST Efficiency



Figure 10. Line Regulation for BOOST



Figure 11. Load Regulation for BOOST

9 Detailed Description

9.1 Overview

For a current restricted power source, such as a USB host or hub, a high efficiency converter is critical to fully use the input power capacity for quickly charging the battery. Due to the high efficiency for a wide range of input voltages and battery voltages, the switch mode charger is a good choice for high speed charging with less power loss and better thermal management than a linear charger.

The bq24157 are highly integrated synchronous switch-mode chargers, featuring integrated FETs and small external components, targeted at extremely space-limited portable applications powered by 1-cell Li-Ion or Li-polymer battery pack. Furthermore, bq24157 also has bi-directional operation to achieve boost function for USB OTG support.

The bq24157 have three operation modes: charge mode, boost mode, and high impedance mode. In charge mode, the IC supports a precision Li-ion or Li-polymer charging system for single-cell applications. In boost mode, the IC boosts the battery voltage to VBUS for powering attached OTG devices. In high impedance mode, the IC stops charging or boosting and operates in a mode with very low current from VBUS or battery, to effectively reduce the power consumption when the portable device is in standby mode. Through I^2C communication with a host, referred to as "HOST" control/mode, the IC achieves smooth transition among the different operation modes. Even when no I^2C communication is available, the IC starts in default mode. During default mode operation, the charger will still charge the battery but using each register's default values.

9.2 Functional Block Diagrams



Figure 12. Function Block Diagram of bq2415x in Charge Mode

Functional Block Diagrams (continued)



Figure 13. Function Block Diagram of bq2415x in Boost Mode

9.3 Operational Flow Chart



Figure 14. Operational Flow Chart of bq2415x in Charge Mode

9.4 Feature Description

9.4.1 Input Voltage Protection

9.4.1.1 Input Overvoltage Protection

The IC provides a built-in input overvoltage protection to protect the device and other components against damage if the input voltage (Voltage from VBUS to PGND) goes too high. When an input overvoltage condition is detected, the IC turns off the PWM converter, sets fault status bits, and sends out a fault pulse from the STAT pin. Once V_{BUS} drops below the input overvoltage exit threshold, the fault is cleared and charge process resumes.

9.4.1.2 Bad Adaptor Detection/Rejection

Although not shown in Figure 14, at power-on-reset (POR) of VBUS, the IC performs the bad adaptor detection by applying a current sink to VBUS. If the VBUS is higher than $V_{IN(MIN)}$ for 30ms, the adaptor is good and the charge process begins. Otherwise, if the VBUS drops below $V_{IN(MIN)}$, a bad adaptor is detected. Then, the IC disables the current sink, sends a send fault pulse in FAULT pin and sets the bad adaptor flag (B2 - B0 = 011 for Register 00H). After a delay of T_{INT}, the IC repeats the adaptor detection process, as shown in Figure 15 and Figure 16.



Figure 15. Bad Adaptor Detection Circuit

Feature Description (continued)



Figure 16. Bad Adaptor Detection Scheme Flow Chart

9.4.1.3 Sleep Mode

The IC enters the low-power sleep mode if the VBUS pin voltage falls below the sleep-mode entry threshold, $V_{CSOUT}+V_{SLP}$, and VBUS is higher than the bad adaptor detection threshold, $V_{IN(MIN)}$. This feature prevents draining the battery during the absence of V_{BUS}. During sleep mode, both the reverse blocking switch Q1 and PWM are turned off.

9.4.1.4 Input Voltage Based DPM (Special Charger Voltage Threshold)

During the charging process, if the input power source is not able to support the programmed or default charging current, the VBUS voltage will decrease. Once the VBUS drops to V_{IN_DPM} (default 4.52V), the charge current begins to taper down to prevent any further drop of VBUS. When the IC enters this mode, the charge current is lower than the set value and the special charger bit is set (B4 in Register 05H). This feature makes the IC compatible with adapters having different current capabilities.

9.4.2 Battery Protection

9.4.2.1 Output Overvoltage Protection

The IC provides a built-in overvoltage protection to protect the device and other components against damage if the battery voltage goes too high, as when the battery is suddenly removed. When an overvoltage condition is detected, the IC turns off the PWM converter, sets fault status bits, and sends out a fault pulse from the STAT pin. Once $V_{(CSOUT)}$ drops to the battery overvoltage exit threshold, the fault is cleared and charge process resumes.

Feature Description (continued)

9.4.2.2 Battery Detection at Power Up in DEFAULT Mode

bq24157 also has a unique battery detection scheme during the start up of the charger. At VBUS power up, bq24157 starts a 262-ms timer when exiting from short circuit mode to PWM charge mode. If the battery voltage is charged above the recharge threshold ($V_{OREG-VRCH}$) when the 262-ms timer expired, bq2157 will not consider the battery present; then stop charging, and go to high impedance mode immediately. However, if the battery voltage is still below the recharge threshold when the 262-ms timer expires, the charging process will continue as normal battery charging process.

9.4.2.3 Battery Short Protection

During the normal charging process, if the battery voltage is lower than the short-circuit threshold, V_{SHORT}, the charger operates in short circuit mode with a lower charge rate of I_{SHORT}.

9.4.2.4 Battery Detection in Host Mode

For applications with removable battery packs, the IC provides a battery absent detection scheme to reliably detect insertion or removal of battery packs.

During the normal charging process with host control, once the voltage at the CSOUT pin is above the battery recharge threshold, V_{OREG} - V_{RCH}, and the termination charge current is detected, the IC turns off the PWM charge and enables a discharge current, I_{DETECT}, for a period of t_{DETECT}, (262 ms typical) then checks the battery voltage. If the battery voltage is still above the recharge threshold after t_{DETECT}, the battery is present. On the other hand, if the battery voltage is below the battery recharge threshold, the battery is absent. Under this condition, the charge parameters (such as input current limit) are reset to the default values and charge resumes after a delay of T_{INT}. This function ensures that the charge parameters are reset whenever the battery is replaced.

9.4.3 DEFAULT Mode

The bq24157 stays in default mode indefinitely until I^2C communication begins.

9.4.4 USB Friendly Power Up

The default control bits set the charging current and regulation voltage low as a safety feature to avoid violating USB spec and over-charging any of the Li-Ion chemistries, while the host has lost communication. The input current limiting is described below.

9.4.5 Input Current Limiting At Power Up

The input current sensing circuit and control loop are integrated into the IC. When operating in default mode, the OTG pin logic level sets the input current limit to 100mA for a logic low and 500mA for a logic high. In host mode, the input current limit is set by the programmed control bits in register 01H.

9.5 Device Functional Modes

9.5.1 Charge Mode Operation

9.5.1.1 Charge Profile

Once a good battery with voltage below the recharge threshold has been inserted and a good adapter is attached, the bq24157 enters charge mode. In charge mode, the IC has five control loops to regulate input voltage, input current, charge current, charge voltage and device junction temperature. During the charging process, all five loops are enabled and the one that is dominant takes control. The IC supports a precision Li-ion or Li-polymer charging system for single-cell applications. Figure 17 (a) indicates a typical charge profile without input current regulation loop. It is the traditional CC/CV charge curve, while Figure 17(b) shows a typical charge profile when input current limiting loop is dominant during the constant current mode. In this case, the charge current is higher than the input current so the charge process is faster than the linear chargers. The input voltage threshold for DPM loop, input current limits, charge current, termination current, and charge voltage are all programmable using I^2C interface.

Device Functional Modes (continued)



Figure 17. Typical Charging Profile for (a) without Input Current Limit, and (b) with Input Current Limit

Device Functional Modes (continued)

9.5.2 PWM Controller in Charge Mode

The IC provides an integrated, fixed 3 MHz frequency voltage-mode controller to regulate charge current or voltage. This type of controller is used to improve line transient response, thereby, simplifying the compensation network used for both continuous and discontinuous current conduction operation. The voltage and current loops are internally compensated using a Type-III compensation scheme that provides enough phase margin for stable operation, allowing the use of small ceramic capacitors with a low ESR. The device operates between 0% to 99.5% duty cycles.

The IC has back to back common-drain N-channel FETs at the high side and one N-channel FET at low side. The input N-FET (Q1) prevents battery discharge when VBUS is lower than V_{CSOUT}. The second high-side N-FET (Q2) is the switching control switch. A charge pump circuit is used to provide gate drive for Q1, while a bootstrap circuit with an external bootstrap capacitor is used to supply the gate drive voltage for Q2.

Cycle-by-cycle current limit is sensed through the FETs Q2 and Q3. The threshold for Q2 is set to a nominal 2.4-A peak current. The low-side FET (Q3) also has a current limit that decides if the PWM Controller will operate in synchronous or non-synchronous mode. This threshold is set to 100mA and it turns off the low-side N-channel FET (Q3) before the current reverses, preventing the battery from discharging. Synchronous operation is used when the current of the low-side FET is greater than 100mA to minimize power losses.

9.5.3 Battery Charging Process

At the beginning of precharge, while battery voltage is below the $V_{(SHORT)}$ threshold, the IC applies a short-circuit current, $I_{(SHORT)}$, to the battery. When the battery voltage is above V_{SHORT} and below V_{OREG}, the charge current ramps up to fast charge current, $I_{OCHARGE}$, or a charge current that corresponds to the input current of I_{IN_LIMIT}. The slew rate for fast charge current is controlled to minimize the current and voltage over-shoot during transient. Both the input current limit, I_{IN_LIMIT}, and fast charge current, $I_{OCHARGE}$, can be set by the host. Once the battery voltage reaches the regulation voltage, V_{OREG}, the charge current is tapered down as shown in Figure 17. The voltage regulation feedback occurs by monitoring the battery-pack voltage between the CSOUT and PGND pins. In HOST mode, the regulation voltage is adjustable (3.5V to 4.44V) and is programmed through I^2C interface. In 15-minute mode, the regulation voltage is fixed at 3.54V.

The IC monitors the charging current during the voltage regulation phase. If termination is enabled, during the normal charging process with HOST control, once the voltage at the CSOUT pin is above the battery recharge threshold, V_{OREG} - V_{RCH} for the 32-ms (typical) deglitch period, and the termination charge current I_{TERM} is detected, the IC turns off the PWM charge and enables a discharge current, I_{DETECT}, for a period of t_{DETECT} (262-ms typical), then checks the battery voltage. If the battery voltage is still above the recharge threshold after t_{DETECT}, the battery charging is complete. The battery detection routine is used to ensure termination did not occur because the battery was removed. After 40ms (typical) for synchronization purposes of the EOC state and the counter, the status bit and pin are updated to indicate charging has completed. The termination current level is programmable. To disable the charge current termination, the host can set the charge termination bit (I_Term) of charge control register to 0, refer to I^2C section for detail.

A new charge cycle is initiated when one of the following conditions is detected:

- The battery voltage falls below the $V_{(OREG)} – V_{(RCH)}$ threshold.
- VBUS Power-on reset (POR), if battery voltage is below the $V_{(LOWV)}$ threshold.
- $\overline{CE}$ bit toggle or RESET bit is set (Host controlled)

9.5.4 Thermal Regulation and Protection

To prevent overheating of the chip during the charging process, the IC monitors the junction temperature, T_J, of the die and begins to taper down the charge current once T_J reaches the thermal regulation threshold, T_{CF}. The charge current is reduced to zero when the junction temperature increases approximately 10°C above T_{CF}. In any state, if T_J exceeds T_{SHTDWN}, the IC suspends charging. In thermal shutdown mode, PWM is turned off and all timers are frozen. Charging resumes when T_J falls below T_{SHTDWN} by approximately 10°C.

Device Functional Modes (continued)

9.5.5 Charge Status Output, STAT Pin

The STAT pin is used to indicate operation conditions. STAT is pulled low during charging when EN_STAT bit in control register (00H) is set to “1”. Under other conditions, STAT pin behaves as a high impedance (open-drain) output. Under fault conditions, a 128-µs pulse will be sent out to notify the host. The status of STAT pin at different operation conditions is summarized in Table 1. The STAT pin can be used to drive an LED or communicate to the host processor.

Table 1. STAT Pin Summary

CHARGE STATE	STAT
Charge in progress and EN_STAT=1	Low
Other normal conditions	Open-drain
Charge mode faults: Timer fault, sleep mode, VBUS or battery overvoltage, poor input source, VBUS UVLO, no battery, thermal shutdown	128-µs pulse, then open-drain
Boost mode faults: Timer fault, over load, VBUS or battery overvoltage, low battery voltage, thermal shutdown	128-µs pulse, then open-drain

9.5.6 Control Bits in Charge Mode

9.5.6.1 $\overline{CE}$ Bit (Charge Mode)

The $\overline{CE}$ bit in the control register is used to disable or enable the charge process. A low logic level (0) on this bit enables the charge and a high logic level (1) disables the charge.

9.5.6.2 RESET Bit

The RESET bit in the control register is used to reset all the charge parameters. Writing ‘1” to the RESET bit will reset all the charge parameters to default values except the safety limit register, and RESET bit is automatically cleared to zero once the charge parameters get reset. It is designed for charge parameter reset before charge starts and it is not recommended to set the RESET bit while charging or boosting are in progress.

9.5.6.3 OPA_Mode Bit

OPA_MODE is the operation mode control bit. When OPA_MODE = 0, the IC operates as a charger if HZ_MODE is set to "0", refer to Table 2 for detail. When OPA_MODE=1 and HZ_MODE=0, the IC operates in boost mode.

Table 2. Operation Mode Summary

OPA_MODE	HZ_MODE	OPERATION MODE
0	0	Charge (no fault) Charge configure (fault, V_{bus} > UVLO) High impedance (V_{bus} < UVLO)
1	0	Boost (no faults) Any fault go to charge configure mode
X	1	High impedance

9.5.7 Control Pins in Charge Mode

9.5.7.1 CD Pin (Charge Disable)

The CD pin is used to disable the charging process. When the CD pin is low, charge is enabled. When the CD pin is high, charge is disabled and the charger enters high impedance (Hi-Z) mode.

9.5.8 BOOST Mode Operation

In host mode, when OTG pin is high (and OTG_EN bit is high thereby enabling OTG functionality) or the operation mode bit (OPA_MODE) is set to 1, the device operates in boost mode and delivers the power to VBUS from the battery. In normal boost mode converts the battery voltage to V_{BUS-B} (about 5.05V) and delivers a current as much as I_{BO} (about 200mA) to support other USB OTG devices connected to the USB connector.

9.5.8.1 PWM Controller in Boost Mode

Similar to charge mode operation, in boost mode, the IC provides an integrated, fixed 3 MHz frequency voltage-mode controller to regulate output voltage at PMID pin (V_{PMID}). The voltage control loop is internally compensated using a Type-III compensation scheme that provides enough phase margin for stable operation with a wide load range and battery voltage range.

In boost mode, the input N-FET (Q1) prevents battery discharge when VBUS pin is over loaded. Cycle-by-cycle current limit is sensed through the internal sense FET for Q3. The cycle-by-cycle current limit threshold for Q3 is set to a nominal 1.0-A peak current. Synchronous operation is used in PWM mode to minimize power losses.

9.5.8.2 Boost Start Up

To prevent the inductor saturation and limit the inrush current, a soft-start control is applied during the boost start up.

9.5.8.3 PFM Mode at Light Load

In boost mode, under light load conditions, the IC operates in pulse skipping mode (PFM mode) to reduce the power loss and improve the converter efficiency. During boosting, the PWM converter is turned off once the inductor current is less than 75mA; and the PWM is turned back on only when the voltage at PMID pin drops to about 99.5% of the rated output voltage. A unique pre-set circuit is used to make the smooth transition between PWM and PFM mode.

9.5.8.4 Protection in Boost Mode

9.5.8.4.1 Output Overvoltage Protection

The IC provides a built-in over-voltage protection to protect the device and other components against damage if the VBUS voltage goes too high. When an over-voltage condition is detected, the IC turns off the PWM converter, resets OPA_MODE bit to 0, sets fault status bits, and sends out a fault pulse from the STAT pin. Once VBUS drops to the normal level, the boost starts after host sets OPA_MODE to “1” or OTG pin stays in active status.

9.5.8.4.2 Output Overload Protection

The IC provides a built-in over-load protection to prevent the device and battery from damage when VBUS is over loaded. Once the over load condition is detected, Q1 operates in linear mode to limit the output current. If the over load condition lasts for more than 30ms, the over-load fault is detected. When an over-load condition is detected, the IC turns off the PWM converter, resets OPA_MODE bit to 0, sets fault status bits and sends out fault pulse in STAT pin. The boost will not start until the host clears the fault register.

9.5.8.4.3 Battery Overvoltage Protection

During boosting, when the battery voltage is above the battery over voltage threshold, V_{BATMAX}, or below the minimum battery voltage threshold, V_{BATMIN}, the IC turns off the PWM converter, resets OPA_MODE bit to 0, sets fault status bits and sends out fault pulse in STAT pin. Once the battery voltage goes above V_{BATMIN}, the boost will start after the host sets OPA_MODE to “1” or OTG pin stays in active status.

9.5.8.5 STAT Pin in Boost Mode

During normal boosting operation, the STAT pin behaves as a high impedance (open-drain) output. Under fault conditions, a 128-μs pulse is sent out to notify the host.

9.5.9 High Impedance (Hi-Z) Mode

In Hi-Z mode, the charger stops charging and enters a low quiescent current state to conserve power. Taking the CD pin high causes the charger to enter Hi-Z mode. When in default mode and the CD pin is low, the charger automatically enters Hi-Z mode if

1. VBUS > UVLO and a battery with $V_{BAT} > V_{LOWV}$ is inserted, or
2. VBUS falls below UVLO.

When in HOST mode and the CD is low, the charger can be placed into Hi-Z mode if the HZ-MODE control bit is set to “1” and OTG pin is not in active status.

In order to exit Hi-Z mode, the CD pin must be low, VBUS must be higher than UVLO and the HOST must write a "0" to the HZ-MODE control bit.

9.6 Programming

9.6.1 Serial Interface Description

I^2C is a 2-wire serial interface developed by Philips Semiconductor (see I^2C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I2C compatible devices connect to the I^2C bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The IC works as a slave and is compatible with the following data transfer modes, as defined in the I^2C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (up to 3.4 Mbps in write mode). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as supply voltage remains above 2.2 V (typical). I^2C is asynchronous, which means that it runs off of SCL. The device has no noise or glitch filtering on SCL, so SCL input needs to be clean. Therefore, it is recommended that SDA changes while SCL is LOW.

The data transfer protocol for standard and fast modes is the same; therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as HS-mode. The bq24157B device supports 7-bit addressing only. The device 7-bit address is defined as ‘1101010’ (6AH).

9.6.1.1 F/S Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 18. All I^2C-compatible devices should recognize a start condition.



Figure 18. START and STOP Condition

The master then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 19). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see Figure 19) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.

Programming (continued)



Figure 19. Bit Transfer on the Serial Interface

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 21). This releases the bus and stops the communication link with the addressed slave. All I^2C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs to send a STOP condition to prevent the slave I^2C logic from getting stuck in a bad state. Attempting to read data from register addresses not listed in this section will result in FFh being read out.



Figure 20. Acknowledge on the I^2C Bus™

Programming (continued)



Figure 21. Bus Protocol

9.6.1.2 H/S Mode Protocol

When the bus is idle, both SDA and SCL lines are pulled high by the pull-up devices.

The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode. If a transaction is terminated prematurely, the master needs sending a STOP condition to prevent the slave I2C logic from getting stuck in a bad state.

Attempting to read data from register addresses not listed in this section results in FFh being read out.

9.6.1.3 I^2C Update Sequence

The IC requires a start condition, a valid I^2C address, a register address byte, and a data byte for a single update. After the receipt of each byte, the IC acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I^2C address selects the IC. The IC performs an update on the falling edge of the acknowledge signal that follows the LSB byte.

For the first update, the IC requires a start condition, a valid I^2C address, a register address byte, a data byte. For all consecutive updates, The IC needs a register address byte, and a data byte. Once a stop condition is received, the IC releases the I^2C bus, and awaits a new start conditions.

Programming (continued)



Figure 22. Data Transfer Format in F/S Mode and H/S Mode

9.6.1.4 Slave Address Byte

MSB							LSB
X	1	1	0	1	0	1	1

The slave address byte is the first byte received following the START condition from the master device.

9.6.1.5 Register Address Byte

MSB							LSB
0	0	0	0	0	D2	D1	D0

Following the successful acknowledgment of the slave address, the bus master will send a byte to the IC, which contains the address of the register to be accessed. The IC contains five 8-bit registers accessible via a bidirectional I^2C-bus interface. Among them, four internal registers have read and write access; and one has only read access.

9.7 Register Description

Table 3. Status/Control Register (Read/Write)
Memory Location: 00, Reset State: x1xx 0xxx

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	TMR_RST/OTG	Read/Write	Write: TMR_RST function, write "1" to reset the safety timer (auto clear) Read: OTG pin status, 0-OTG pin at Low level, 1-OTG pin at High level
B6	EN_STAT	Read/Write	0-Disable STAT pin function, 1-Enable STAT pin function (default 1)
B5	STAT2	Read Only	00-Ready, 01-Charge in progress, 10-Charge done, 11-Fault
B4	STAT1	Read Only	
B3	BOOST	Read Only	1-Boost mode, 0-Not in boost mode
B2	FAULT_3	Read Only	Charge mode: 000-Normal, 001-VBUS OVP, 010-Sleep mode, 011-Bad Adaptor or $V_{BUS}<V_{UVLO}$, 100-Output OVP, 101-Thermal shutdown, 110-Timer fault, 111-No battery Boost mode: 000-Normal, 001-VBUS OVP, 010-Over load, 011-Battery voltage is too low, 100-Battery OVP, 101-Thermal shutdown, 110-Timer fault, 111-NA
B1	FAULT_2	Read Only	
B0 (LSB)	FAULT_1	Read Only	

Table 4. Control Register (Read/Write)
Memory Location: 01, Reset State: 0011 0000

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	Iin_Limit_2	Read/Write	00-USB host with 100-mA current limit, 01-USB host with 500-mA current limit, 10-USB host/charger with 800-mA current limit, 11-No input current limit
B6	Iin_Limit_1	Read/Write	
B5	$V_{(LOWV\_2)}$ (1)	Read/Write	Weak battery voltage threshold: 200mV step (default 1)
B4	$V_{(LOWV\_1)}$ (1)	Read/Write	Weak battery voltage threshold: 100mV step (default 1)
B3	TE	Read/Write	1-Enable charge current termination, 0-Disable charge current termination (default 0)
B2	$\overline{CE}$	Read/Write	1-Charger is disabled, 0-Charger enabled (default 0)
B1	HZ_MODE	Read/Write	1-High impedance mode, 0-Not high impedance mode (default 0)
B0 (LSB)	OPA_MODE	Read/Write	1-Boost mode, 0-Charger mode (default 0)

(1) The range of the weak battery voltage threshold ($V_{(LOWV)}$) is 3.4 V to 3.7 V with an offset of 3.4 V and steps of 100 mV (default 3.7 V, using bits B4-B5).

Table 5. Control/Battery Voltage Register (Read/Write)
Memory Location: 02, Reset State: 0000 1010

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	$V_{O(REG5)}$	Read/Write	Battery Regulation Voltage: 640 mV step (default 0)
B6	$V_{O(REG4)}$	Read/Write	Battery Regulation Voltage: 320 mV step (default 0)
B5	$V_{O(REG3)}$	Read/Write	Battery Regulation Voltage: 160 mV step (default 0)
B4	$V_{O(REG2)}$	Read/Write	Battery Regulation Voltage: 80 mV step (default 0)
B3	$V_{O(REG1)}$	Read/Write	Battery Regulation Voltage: 40 mV step (default 1)
B2	$V_{O(REG0)}$	Read/Write	Battery Regulation Voltage: 20 mV step (default 0)
B1	OTG_PL	Read/Write	1-OTG Boost Enable with High level, 0-OTG Boost Enable with Low level (default 1); not applicable to OTG pin control of current limit at POR in default mode
B0 (LSB)	OTG_EN	Read/Write	1-Enable OTG Pin in HOST mode, 0-Disable OTG pin in HOST mode (default 0), not applicable to OTG pin control of current limit at POR in default mode

- Charge voltage range is 3.5 V to 4.44 V with the offset of 3.5 V and steps of 20 mV (default 3.54 V), using bits B2-B7.

Table 6. Vender/Part/Revision Register (Read only)
Memory Location: 03, Reset State: 0101 000x

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	Vender2	Read Only	Vender Code: bit 2 (default 0)
B6	Vender1	Read Only	Vender Code: bit 1 (default 1)
B5	Vender0	Read Only	Vender Code: bit 0 (default 0)
B4	PN1	Read Only	For I2C Address 6AH: 01–NA, 10–bq24157, 11–NA.
B3	PN0	Read Only	
B2	Revision2	Read Only	011: Revision 1.0; 001: Revision 1.1; 100-111: Future Revisions
B1	Revision1	Read Only	
B0 (LSB)	Revision0	Read Only	

Table 7. Battery Termination/Fast Charge Current Register (Read/Write)
Memory Location: 04, Reset State: 0000 0001

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	Reset	Read/Write	Write: 1-Charger in reset mode, 0-No effect, Read: always get "0"
B6	$V_{I(CHRG3)}$ (1)	Read/Write	Charge current sense voltage: 27.2 mV step
B5	$V_{I(CHRG2)}$ (1)	Read/Write	Charge current sense voltage: 13.6 mV step
B4	$V_{I(CHRG1)}$ (1)	Read/Write	Charge current sense voltage: 6.8 mV step
B3	$V_{I(CHRG0)}$ (1)	Read/Write	NA
B2	$V_{I(TERM2)}$ (2)	Read/Write	Termination current sense voltage: 13.6 mV step (default 0)
B1	$V_{I(TERM1)}$ (2)	Read/Write	Termination current sense voltage: 6.8 mV step (default 0)
B0 (LSB)	$V_{I(TERM0)}$ (2)	Read/Write	Termination current sense voltage: 3.4 mV step (default 1)

(1) See Table 12
(2) See Table 11

- Charge current sense voltage offset is 37.4 mV and default charge current is 550 mA, if 68-mΩ sensing resistor is used and LOW_CHG=0.

Table 8. Special Charger Voltage/Enable Pin Status Register
Memory location: 05, Reset state: 000X X100

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	NA	Read/Write	NA
B6	NA	Read/Write	NA
B5	LOW_CHG	Read/Write	0 – Normal charge current sense voltage at 04H (default 1), 1 – Low charge current sense voltage of 22.1 mV
B4	DPM_STATUS	Read Only	0 – DPM mode is not active, 1 – DPM mode is active
B3	CD_STATUS	Read Only	0 – CD pin at LOW level, 1 – CD pin at HIGH level
B2	VSREG2	Read/Write	Special charger voltage: 320 mV step (default 1)
B1	VSREG1	Read/Write	Special charger voltage: 160 mV step (default 0)
B0 (LSB)	VSREG0	Read/Write	Special charger voltage: 80 mV step (default 0)

- Special charger voltage offset is 4.2 V and default special charger voltage is 4.52 V.

Table 9. Safety Limit Register (READ/WRITE, Write only once after reset!)
Memory location: 06, Reset state: 01000000

BIT	NAME	READ/WRITE	FUNCTION
B7 (MSB)	V_{MCHRG3} (1)	Read/Write	Maximum charge current sense voltage: 54.4 mV step (default 0) (2)
B6	V_{MCHRG2} (1)	Read/Write	Maximum charge current sense voltage: 27.2 mV step (default 1)
B5	V_{MCHRG1} (1)	Read/Write	Maximum charge current sense voltage: 13.6 mV step (default 0)
B4	V_{MCHRG0} (1)	Read/Write	Maximum charge current sense voltage: 6.8 mV step (default 0)
B3	V_{MREG3}	Read/Write	Maximum battery regulation voltage: 160 mV step (default 0)
B2	V_{MREG2}	Read/Write	Maximum battery regulation voltage: 80 mV step (default 0)
B1	V_{MREG1}	Read/Write	Maximum battery regulation voltage: 40 mV step (default 0)
B0 (LSB)	V_{MREG0}	Read/Write	Maximum battery regulation voltage: 20 mV step (default 0)

(1) Refer to Table 12

- Maximum charge current sense voltage offset is 37.4 mV (550 mA), default at 64.6 mV (950 mA) and the maximum charge current option is 1.55 A (105.4 mV), if 55-mΩ sensing resistor is used.
- Maximum battery regulation voltage offset is 4.2V (default at 4.2 V) and maximum battery regulation voltage option is 4.44V.
- Memory location 06H resets only when V(CSOUT) drops below either 1) V(SHORT) threshold (typ. 2.05 V) if VBUS > $V_{(UVLO)}$ or 2) the digital reset threshold of 2.4 V typical if VBUS < $V_{(UVLO)}$. Programmed values in the safety limit register exclude higher values from memory locations 02 (battery regulation voltage), and from memory location 04 (fast charge current) from being successfully written.
- If host accesses (write command) to some other register before Safety limit register, the safety default values are used.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The bq24157 is a compact, flexible, high-efficiency, USB-friendly, switch-mode charge management solution for single-cell Li-ion and Li-polymer batteries used in a wide range of portable applications. The bq24157 integrates a synchronous PWM controller, power MOSFETs, input current sensing, high-accuracy current and voltage regulation, and charge termination, into a small DSBGA package. The charge parameters can be programmed through an I^2C interface.

10.1.1 Typical Application

V_{BUS} = 5 V, I_{CHARGE} = 1250 mA, VBAT = 3.5 to 4.44 V (adjustable).



Figure 23. I^2C Controlled 1-Cell USB Charger Application Circuit with USB OTG Support.

10.1.1.1 Design Requirements

Use the following typical application design procedure to select external components values for the bq24157 device.

Specification	Test Condition	MIN	TYP	MAX	UNIT
Input DC voltage, VIN	Input voltage from AC adapter input	4	5	6	V
Input current	Maximum input current from AC adapter input	0.1	0.1 to 0.5	1.5	A
Charge current	Battery charge current	0.325	0.7	1.55	A
Output regulation voltage	Voltage applied at VBAT	0	3 to 4.2	4.44	V
Operating junction temperature range, T_J		0		125	°C

10.1.1.2 Detailed Design Procedure

Systems Design Specifications:

- VBUS = 5 V
- V_{BAT} = 4.2 V (1-Cell)
- $I_{(charge)}$ = 1.25 A
- Inductor ripple current = 30% of fast charge current

1. Determine the inductor value (L_{OUT}) for the specified charge current ripple:

$$L_{OUT} = \frac{VBAT \times (VBUS - VBAT)}{VBUS \times f \times \Delta I_L}$$

, the worst case is when battery voltage is as close as to half of the input voltage.

$$L_{OUT} = \frac{2.5 \times (5 - 2.5)}{5 \times (3 \times 10^6) \times 1.25 \times 0.3} \quad (1)$$

L_{OUT} = 1.11 µH

Select the output inductor to standard 1 µH. Calculate the total ripple current with using the 1-µH inductor:

$$\Delta I_L = \frac{VBAT \times (VBUS - VBAT)}{VBUS \times f \times L_{OUT}} \quad (2)$$

$$\Delta I_L = \frac{2.5 \times (5 - 2.5)}{5 \times (3 \times 10^6) \times (1 \times 10^{-6})} \quad (3)$$

ΔI_L = 0.42 A

Calculate the maximum output current:

$$I_{LPK} = I_{OUT} + \frac{\Delta I_L}{2} \quad (4)$$

$$I_{LPK} = 1.25 + \frac{0.42}{2} \quad (5)$$

I_{LPK} = 1.46 A

Select 2.5mm by 2mm 1-µH 1.5-A surface mount multi-layer inductor. The suggested inductor part numbers are shown as following.

Table 10. Inductor Part Numbers(1)

PART NUMBER	INDUCTANCE	SIZE	MANUFACTURER
LQM2HPN1R0MJ0	1 µH	2.5 x 2.0 mm	Murata
MIPS2520D1R0	1 µH	2.5 x 2.0 mm	FDK
MDT2520-CN1R0M	1 µH	2.5 x 2.0 mm	TOKO
CP1008	1 µH	2.5 x 2.0 mm	Inter-Technical

(1) See Third-Party Products Disclaimer

2. Determine the output capacitor value (C_{OUT}) using 40 kHz as the resonant frequency:

$$f_o = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}} \quad (6)$$

$$C_{OUT} = \frac{1}{4\pi^2 \times f_0^2 \times L_{OUT}} \quad (7)$$

$$C_{OUT} = \frac{1}{4\pi^2 \times (40 \times 10^3)^2 \times (1 \times 10^{-6})} \quad (8)$$

C_{OUT} = 15.8 µF

Select two 0603 X5R 6.3V 10-µF ceramic capacitors in parallel i.e., Murata GRM188R60J106M.

3. Determine the sense resistor using the following equation:

$$R_{(SNS)} = \frac{V_{(RSNS)}}{I_{(CHARGE)}} \quad (9)$$

The maximum sense voltage across the sense resistor is 85 mV. In order to get a better current regulation accuracy, $V_{(RSNS)}$ should equal 85mV, and calculate the value for the sense resistor.

$$R_{(SNS)} = \frac{85mV}{1.25A} \quad (10)$$

$R_{(SNS)}$ = 68 mΩ

This is a standard value. If it is not a standard value, then choose the next close value and calculate the real charge current. Calculate the power dissipation on the sense resistor:

$P_{(RSNS)} = I_{(CHARGE)}^{2} \times R_{(SNS)}$

$P_{(RSNS)} = 1.25^2 \times 0.068$

$P_{(RSNS)}$ = 0.106 W

Select 0402 0.125-W 68-mΩ 2% sense resistor, i.e. Panasonic ERJ2BWGR068.

4. Measured efficiency and total power loss with different inductors are shown in Figure 24. SW node and inductor current waveform are shown in Figure 34.



Figure 24. Measured Efficiency and Power Loss

10.1.2 Charge Current Sensing Resistor Selection Guidelines

Both the termination current range and charge current range depend on the sensing resistor (R_{SNS}). The termination current step (I_{OTERM_STEP}) can be calculated using Equation 11:

$$I_{O(TERM\_STEP)} = \frac{V_{I(TERM0)}}{R_{(SNS)}} \quad (11)$$

Table 11 shows the termination current settings for three sensing resistors.

Table 11. Termination Current Settings for 55-mΩ, 68-mΩ, 100-mΩ Sense Resistors

BIT	$V_{I(TERM)}$ (mV)	$I_{(TERM)}$ (mA) $R_{(SNS)}$ = 55mΩ	$I_{(TERM)}$ (mA) $R_{(SNS)}$ = 68mΩ	$I_{(TERM)}$ (mA) $R_{(SNS)}$ = 100mΩ
$V_{I(TERM2)}$	13.6	247	200	136
$V_{I(TERM1)}$	6.8	124	100	68
$V_{I(TERM0)}$	3.4	62	50	34
Offset	3.4	62	50	34

For example, with a 68-mΩ sense resistor, $V_{(ITERM2)}$ = 1, $V_{(ITERM1)}$ = 0, and $V_{(ITERM0)}$ = 1, I_{TERM} = [(13.6 mV x 1) + (6.8 mV x 0) + (3.4 mV x 1) + 3.4 mV] / 68 mΩ = 200 mA + 0 + 50 mA + 50 mA = 300 mA.

The charge current step ($I_{O(CHARGE\_STEP)}$) is calculated using Equation 12:

$$I_{O(CHARGE\_STEP)} = \frac{V_{I(CHRG0)}}{R_{(SNS)}} \quad (12)$$

Table 12 shows the charge current settings for three sensing resistors.

Table 12. Charge Current Settings for 55-mΩ, 68-mΩ and 100-mΩ Sense Resistors

BIT	$V_{I(REG)}$ (mV)	$I_{O(CHARGE)}$ (mA) $R_{(SNS)}$ = 55mΩ	$I_{O(CHARGE)}$ (mA) $R_{(SNS)}$ = 68mΩ	$I_{O(CHARGE)}$ (mA) $R_{(SNS)}$ = 100mΩ
$V_{I(CHRG3)}$	27.2	495	400	272
$V_{I(CHRG2)}$	13.6	247	200	136
$V_{I(CHRG1)}$	6.8	124	100	68
$V_{I(CHRG0)}$	N/A	N/A	N/A	N/A
Offset	37.4	680	550	374

For example, with a 68-mΩ sense resistor, $V_{(CHRG3)}$ = 1, $V_{(CHRG2)}$ = 1, $V_{(ICHRG1)}$ = 1, I_{CHRG} = [(27.2 mV x 1) + (13.6 mV x 1) + (6.8 mV x 1) + 37.4 mV] / 68 mΩ = 400 mA + 200 + 100 + 550 mA = 1250 mA.

10.1.3 Output Inductor and Capacitance Selection Guidelines

The IC provides internal loop compensation. With the internal loop compensation, the highest stability occurs when the LC resonant frequency, f_o, is approximately 40 kHz (20 kHz to 80 kHz). Equation 13 can be used to calculate the value of the output inductor, L_{OUT}, and output capacitor, C_{OUT}.

$$f_o = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}} \quad (13)$$

To reduce the output voltage ripple, a ceramic capacitor with the capacitance between 4.7 µF and 47 µF is recommended for C_{OUT}, see the application section for components selection.

V_{BUS} = 5 V, I_{CHARGE} = 1250 mA, VBAT = 3.5 V to 4.44 V (Adjustable).

10.2 Typical Performance Curves

Using circuit shown in Figure 23, T_A = 25°C, unless otherwise specified.



VBUS = 0-5V, Iin_limit = 500mA, Voreg = 4.2V
VBAT = 3.5V, I_{CHG} = 550mA, 32S mode

Figure 25. Adapter Insertion



VBUS = 5 V V_{BAT} = 3.4 V Iin_limit = 500 mA

Figure 26. Battery Insertion/Removal (HOST Mode)



VBUS = 5 V No Battery Connected

Figure 27. Battery Detection at Power Up



VBUS = 5.05 V, V_{BAT} = 3.5V, I_{BUS} = 217 mA

Figure 28. BOOST Waveform (PWM Mode)



VBUS = 5.05 V, V_{BAT} = 3.5V, I_{BUS} = 42 mA

Figure 29. BOOST Waveform (PFM Mode)



VBUS = 5.05, V_{BAT} = 3.5V, I_{BUS} = 0-360 mA

Figure 30. Load Step Up Response (BOOST Mode)

Typical Performance Curves (continued)



VBUS = 5.05 V, V_{BAT} = 3.5V, I_{BUS} = 0-217 mA

Figure 31. Load Step Up Response (BOOST Mode)



VBUS = 5.05, V_{BAT} = 3.5V, I_{BUS} = 360-0 mA

Figure 32. Load Step Down Response (BOOST Mode)

11 Power Supply Recommendations

11.1 System Load After Sensing Resistor

One of the simpler high-efficiency topologies connects the system load directly across the battery pack, as shown in Figure 33. The input voltage has been converted to a usable system voltage with good efficiency from the input. When the input power is on, it supplies the system load and charges the battery pack at the same time. When the input power is off, the battery pack powers the system directly.



Figure 33. System Load After Sensing Resistor

11.1.1 The Advantages:

1. When the AC adapter is disconnected, the battery pack powers the system load with minimum power dissipation. Consequently, the time that the system runs on the battery pack can be maximized.
2. It reduces the number of external path selection components and offers a low-cost solution.
3. Dynamic power management (DPM) can be achieved. The total of the charge current and the system current can be limited to a desired value by setting the charge current value. When the system current increases, the charge current drops by the same amount. As a result, no potential over-current or over-heating issues are caused by excessive system load demand.
4. The total input current can be limited to a desired value by setting the input current limit value. USB specifications can be met easily.
5. The supply voltage variation range for the system can be minimized.
6. The input current soft-start can be achieved by the generic soft-start feature of the IC.

11.1.2 Design Requirements and Potential Issues:

1. If the system always demands a high current (but lower than the regulation current), the battery charging never terminates. Thus, the battery is always charged, and its lifetime may be reduced.
2. Because the total current regulation threshold is fixed and the system always demands some current, the battery may not be charged with a full-charge rate and thus may lead to a longer charge time.
3. If the system load current is large after the charger has been terminated, the IR drop across the battery impedance may cause the battery voltage to drop below the refresh threshold and start a new charge cycle. The charger would then terminate due to low charge current. Therefore, the charger would cycle between charging and terminating. If the load is smaller, the battery has to discharge down to the refresh threshold, resulting in a much slower cycling.
4. In a charger system, the charge current is typically limited to about 30mA, if the sensed battery voltage is below 2V short circuit protection threshold. This results in low power availability at the system bus. If an external supply is connected and the battery is deeply discharged, below the short circuit protection threshold, the charge current is clamped to the short circuit current limit. This then is the current available to the system during the power-up phase. Most systems cannot function with such limited supply current, and the battery supplements the additional power required by the system. Note that the battery pack is already at the depleted condition, and it discharges further until the battery protector opens, resulting in a system shutdown.
5. If the battery is below the short circuit threshold and the system requires a bias current budget lower than the

System Load After Sensing Resistor (continued)

short circuit current limit, the end-equipment will be operational, but the charging process can be affected depending on the current left to charge the battery pack. Under extreme conditions, the system current is close to the short circuit current levels and the battery may not reach the fast-charge region in a timely manner. As a result, the safety timers flag the battery pack as defective, terminating the charging process. Because the safety timer cannot be disabled, the inserted battery pack must not be depleted to make the application possible.

6. If the battery pack voltage is too low, highly depleted, totally dead or even shorted, the system voltage is clamped by the battery and it cannot operate even if the input power is on.

12 Layout

12.1 Layout Guidelines

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the power input capacitors, connected from input to PGND, should be placed as close as possible to the pin. The output inductor should be placed close to the IC and the output capacitor connected between the inductor and PGND of the IC. The intent is to minimize the current path loop area from the SW pin through the LC filter and back to the PGND pin. To prevent high frequency oscillation problems, proper layout to minimize high frequency current path loop is critical. (See Figure 34.) The sense resistor should be adjacent to the junction of the inductor and output capacitor. Route the sense leads connected across the RSNS back to the IC, close to each other (minimize loop area) or on top of each other on adjacent layers (do not route the sense leads through a high-current path). (See Figure 35.)
- Place all decoupling capacitors close to their respective IC pins and close to PGND (do not place components such that routing interrupts power stage currents). All small control signals should be routed away from the high current paths.
- The PCB should have a ground plane (return) connected directly to the return of all components through vias (two vias per capacitor for power-stage capacitors, two vias for the IC PGND, one via per capacitor for small-signal components). A star ground design approach is typically used to keep circuit block currents isolated (high-power/low-power small-signal) which reduces noise-coupling and ground-bounce issues. A single ground plane for this design gives good results. With this small layout and a single ground plane, there is no ground-bounce issue, and having the components segregated minimizes coupling between signals.
- The high-current charge paths into VBUS, PMID and from the SW pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be connected to the ground plane to return current through the internal low-side FET.
- Place 4.7μF input capacitor as close to PMID pin and PGND pin as possible to make high frequency current loop area as small as possible. Place 1μF input capacitor as close to VBUS pin and PGND pin as possible to make high frequency current loop area as small as possible (see Figure 36).



Figure 34. High Frequency Current Path

12.2 Layout Example



Figure 35. Sensing Resistor PCB Layout



Figure 36. Input Capacitor Position and PCB Layout Example

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 接收文档更新通知

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. 有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.3 Community Resources

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 ***TI 的工程师对工程师 (E2E) 社区。*** 此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 ***TI 参考设计支持*** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

13.4 商标

E2E, NanoFree are trademarks of Texas Instruments.
I^2C 设定的充电参数 is a trademark of NXP B.V. Corporation.

13.5 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

13.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

14.1 封装概要

CHIP SCALE PACKAGE
(Top Side Symbol For bq24157)



WCSP PACKAGE
(Top View)



0-Pin A1 Marker, TI-TI Letters, YM- Year Month Date Code, LLLL-Lot Trace Code, S-Assembly Site Code

14.1.1 芯片级封装尺寸

bq24157 器件采用 20 凸点芯片级封装（YFF、 NanoFree™）。

封装尺寸为：

D	E
最大值 = 2.17mm	最大值 = 2.03mm
最小值 = 2.11mm	最小值 = 1.97mm

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24157YFFR	ACTIVE	DSBGA	YFF	20	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		BQ24157A	Samples
BQ24157YFFT	ACTIVE	DSBGA	YFF	20	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		BQ24157A	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24157YFFR	DSBGA	YFF	20	3000	180.0	8.4	2.2	2.35	0.8	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24157YFFR	DSBGA	YFF	20	3000	182.0	182.0	20.0

YFF (R–XBGA–N20) DIE–SIZE BALL GRID ARRAY



D: Max = 2.172 mm, Min =2.112 mm

E: Max = 2.03 mm, Min = 1.97 mm

4207625–9/AO 12/13

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122