

STH272N6F7-6AG

Automotive-grade N-channel 60 V, 0.95 mΩ typ., 180 A STripFET™ F7 Power MOSFET in H²PAK-6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	l _D
STH272N6F7-6AG	60 V	$1.5~\text{m}\Omega$	180 A

- Designed for automotive applications and AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STH272N6F7-6AG	272N6F7	H²PAK-6	Tape and reel

Contents STH272N6F7-6AG

Contents

1	Electrical ratings		
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	H ² PAK-6 package mechanical data	9
	4.2	H ² PAK-6 packing information	12
5	Revisio	n history	14

STH272N6F7-6AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	60	V	
V_{GS}	Gate-source voltage	±20	V	
Ip ⁽¹⁾	Drain current (continuous) at T _{case} = 25 °C	180	^	
וטיי	Drain current (continuous) at T _{case} = 100 °C	180	Α	
I _{DM} ⁽²⁾	Drain current (pulsed)	720	Α	
Ртот	Total dissipation at T _{case} = 25 °C	333	W	
Eas ⁽³⁾	Single pulse avalanche energy	1.9	J	
T _{stg}	Storage temperature range	55 to 175	°C	
Tj	Operating junction temperature range			

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R _{thj-case}	Thermal resistance junction-case	0.45	0000	
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35	°C/W	

Notes:

 $^{^{(1)}}$ Current is limited by package, the current capability of the silicon is 346 A at 25 $^{\circ}\text{C}.$

⁽²⁾ Pulse width is limited by safe operating area.

 $^{^{(3)}}T_j \le 175~^{\circ}C, I_{AV}=90A$

⁽¹⁾ When mounted on a 1-inch² FR-4 board, 2oz Cu.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	60			V
	Zoro goto voltago drain	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V}$			10	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 90 A		0.95	1.5	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		•	11000	ı	
Coss	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz},$	ı	4870	ı	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	1	220	ı	Pi
Q_g	Total gate charge	$V_{DD} = 30 \text{ V}, I_D = 180 \text{ A},$	-	170	-	
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 14: "Test circuit for gate charge	•	65	ı	nC
Q _{gd}	Gate-drain charge	behavior")	-	57	-	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 30 V, I _D = 90 A	ı	55	ı	
tr	Rise time	$R_{G} = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for resistive load switching times")	-	390	-	
t _{d(off)}	Turn-off delay time		-	146	-	ns
t _f	Fall time		-	96	-	

⁽¹⁾Defined by design, not subject to production test.

Table 7: Source-drain diode

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
_				- 71-		
I _{SD} ⁽¹⁾	Source-drain current		-		180	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 90 A	-		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 180 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	85.5		ns
Qrr	Reverse recovery charge	V_{DD} = 48 V, T_j = 25 °C (see Figure 15: "Test circuit for	ı	163		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	3.8		Α

Notes:

 $^{^{(1)}}$ Current is limited by package, the current capability of the silicon is 346 A at 25 $^{\circ}$ C

 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.


2.1 Electrical characteristics (curves)


Figure 2: Safe operating area GIPD160320161024SOA (A) Operation in this area is limited by $R_{DS(on)}$ t_p = 100 μ s t_p = 1ms single pulse t_p = 10ms t_p = 10ms


Figure 3: Thermal impedance K GIPD160320161135ZTH δ =0.5 0.2 0.05 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.02 0.01 0.02 0.02 0.01 0.02 0.02 0.02 0.03 0.04 0.05


Figure 4: Output characteristics


(A)
300
V_{GS} = 7, 8, 9, 10 V
250
200
150
V_{GS} = 5.5 V
0
2 4 6 8 V_{DS} (V)














Test circuits STH272N6F7-6AG

3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD

14 VGD

15 VGD

16 CONST 100 Ω VGD

17 VGD

18 VGD


19 VGD


10 VGD


11 KΩ

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







577

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 H²PAK-6 package mechanical data

0.25 Gauge Plane F (x6) ~ 8159693_Rev_F

Figure 19: H²PAK-6 package outline

Table 8: H²PAK-6 package mechanical data

Dim	mm		
Dim.	Dim. Min.		Max.
А	4.30		4.80
A1	0.03		0.20
С	1.17		1.37
е	2.34		2.74
e1	4.88		5.28
e2	7.42		7.82
Е	0.45		0.60
F	0.50		0.70
Н	10.00		10.40
H1	7.40	-	7.80
L	14.75		15.25
L1	1.27		1.40
L2	4.35		4.95
L3	6.85		7.25
L4	1.5		1.75
М	1.90		2.50
R	0.20		0.60
V	0°		8°

12.20 0.80 5.08 7.62 footprint_Rev_F

Figure 20: H²PAK-6 recommended footprint



Dimensions are in mm.

4.2 H²PAK-6 packing information

Figure 21: Tape outline





Figure 22: Reel outline



47/

Table 9: Tape and reel mechanical data

Таре			Reel		
Dim.	m	nm	Dim	m	m
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
Е	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk qı	uantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

Revision history STH272N6F7-6AG

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
17-Mar-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

