



## Automotive-grade N-channel 40 V, 3.0 mΩ typ., 55 A STripFET F6 Power MOSFET in a PowerFLAT 5x6 package

### Features


**PowerFLAT 5x6**

NG4D5678S123

Order code	$V_{DS}$	$R_{DS(on)}$ max.	$I_D$	$P_{TOT}$
STL120N4LF6AG	40 V	3.6 mΩ	55 A	96 W



- AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss
- Wettable flank package

### Applications

- Switching applications

### Description

This device is an N-channel Power MOSFET developed using the STripFET F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low  $R_{DS(on)}$  in all packages.



#### Product status link

[STL120N4LF6AG](#)

#### Product summary

Order code	STL120N4LF6AG
Marking	120N4LF6
Package	PowerFLAT 5x6
Packing	Tape and reel

## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	40	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	55	A
	Drain current (continuous) at $T_C = 100^\circ\text{C}$	55	
$I_{DM}^{(2)}$	Drain current (pulsed)	220	A
$P_{TOT}$	Total power dissipation at $T_C = 25^\circ\text{C}$	96	W
$T_{stg}$	Storage temperature range	- 55 to 175	$^\circ\text{C}$
$T_J$	Operating junction temperature range		$^\circ\text{C}$

1. Drain current is limited by package, the current capability of the silicon is 120 A at 25 °C.
2. Pulse width is limited by safe operating area.

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJC}$	Thermal resistance, junction-to-case	1.56	$^\circ\text{C}/\text{W}$
$R_{thJB}^{(1)}$	Thermal resistance, junction-to-board	31.3	$^\circ\text{C}/\text{W}$

1. When mounted on 1 inch<sup>2</sup> 2 Oz. Cu board,  $t \leq 10$  s.

**Table 3. Avalanche characteristics**

Symbol	Parameter	Value	Unit
$I_{AV}$	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	26	A
$E_{AS}$	Single pulse avalanche energy ( $T_J = 25^\circ\text{C}$ , $I_C = I_{AV}$ , $V_{DD} = 25$ V)	200	mJ

## 2 Electrical characteristics

$T_C = 25^\circ\text{C}$  unless otherwise specified.

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V
$I_{\text{DSS}}$	Zero gate voltage Drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}, T_J = 125^\circ\text{C}$ <sup>(1)</sup>			10	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1		3	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 13 \text{ A}$		3.0	3.6	$\text{m}\Omega$
		$V_{GS} = 5 \text{ V}, I_D = 13 \text{ A}$		3.2	4.5	

1. Defined by design, not subject to production test.

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{\text{iss}}$	Input capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	4260	-	pF
$C_{\text{oss}}$	Output capacitance		-	647	-	pF
$C_{\text{rss}}$	Reverse transfer capacitance		-	373	-	pF
$Q_g$	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 26 \text{ A}, V_{GS} = 10 \text{ V}$ (see Figure 13. Test circuit for gate charge behavior)	-	80	-	nC
$Q_{gs}$	Gate-source charge		-	15	-	nC
$Q_{gd}$	Gate-drain charge		-	15	-	nC
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	1.5	-	$\Omega$

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 13 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	20	-	ns
$t_r$	Rise time		-	70	-	ns
$t_{d(\text{off})}$	Turn-off-delay time		-	40	-	ns
$t_f$	Fall time		-	20	-	ns


Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}^{(1)}$	Source-drain current		-		26	A
$I_{SDM}^{(2)}$	Source-drain current (pulsed)		-		104	A
$V_{SD}^{(3)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$ , $I_{SD} = 13 \text{ A}$	-		1.1	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 26 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 25 \text{ V}$ (see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	40		ns
$Q_{rr}$	Reverse recovery charge		-	5.6		nC
$I_{RRM}$	Reverse recovery current		-	2.8		A


1. This value is rated according to  $R_{thJB}$ .
2. Pulse width is limited by safe operating area.
3. Pulse test: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**




**Figure 2. Thermal impedance**




**Figure 3. Output characteristics**




**Figure 4. Transfer characteristics**








**Figure 5. Gate charge vs gate-source voltage**




**Figure 6. Static drain-source on-resistance**



**Figure 7. Capacitance variations**

**Figure 8. Normalized gate threshold voltage vs temperature**

**Figure 9. Normalized on-resistance vs temperature**

**Figure 10. Normalized V\_(BR)DSS vs temperature**

**Figure 11. Source-drain diode forward characteristics**



### 3 Test circuits

**Figure 12.** Test circuit for resistive load switching times




AM01468v1

**Figure 13.** Test circuit for gate charge behavior




AM01469v1

**Figure 14.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 15.** Unclamped inductive load test circuit




AM01471v1

**Figure 16.** Unclamped inductive waveform



AM01472v1

**Figure 17.** Switching time waveform




AM01473v1

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 PowerFLAT 5x6 WF type R package information

Figure 18. PowerFLAT 5x6 WF type R package outline




8231817\_R\_WF\_Rev\_20

Table 8. PowerFLAT 5x6 WF type R mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
C	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.4	0.55
D6	0.15	0.3	0.45
e		1.27	
E	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
Θ	0°		12°


**Figure 19. PowerFLAT 5x6 recommended footprint (dimensions are in mm)**



8231817\_FOOTPRINT\_rev20

## 4.2 PowerFLAT 5x6 WF packing information


Figure 20. PowerFLAT 5x6 WF tape (dimensions are in mm)




- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is  $\pm 0.20$ .  
Base and bulk quantity 3000 pcs
- (III) Measured from centreline of sprocket hole to centreline of pocket.

8234350\_TapeWF\_rev\_C

Figure 21. PowerFLAT 5x6 package orientation in carrier tape



**Figure 22. PowerFLAT 5x6 reel (dimensions are in mm)**



8234350\_Reel\_rev\_C

## Revision history

**Table 9. Document revision history**

Date	Revision	Changes
25-Sep-2015	1	First release.
15-Apr-2016	2	Updated title, description and features in cover page. Updated <i>Table 2: "Absolute maximum ratings"</i> and <i>Table 5: "On/off states"</i> . Minor text changes.
18-Jun-2021	3	Updated <a href="#">Table 1. Absolute maximum ratings</a> . Minor text changes.

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves) .....	5
<b>3</b>	<b>Test circuits .....</b>	<b>7</b>
<b>4</b>	<b>Package information.....</b>	<b>8</b>
<b>4.1</b>	PowerFLAT 5x6 WF type R package information .....	8
<b>4.2</b>	PowerFLAT 5x6 WF packing information .....	11
	<b>Revision history .....</b>	<b>13</b>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved