



## Automotive-grade N-channel 40 V, 1.2 mΩ typ., 100 A STripFET™ F7 Power MOSFET in a LFPAK 5x6 package

### Features


**LFPAK 5x6**


G4S123DTAB\_LFPAK

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STK224N4F7AG	40 V	1.5 mΩ	100 A

<ul style="list-style-type: none"> <li>AEC-Q101 qualified</li> <li>Among the lowest R<sub>DS(on)</sub> on the market</li> <li>Excellent FoM (figure of merit)</li> <li>Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity</li> <li>High avalanche ruggedness</li> </ul>	
---	---

### Applications

- Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



#### Product status

**STK224N4F7AG**

#### Product summary

Order code	STK224N4F7AG
Marking	224N4F7
Package	LFPAK 5x6
Packing	Tape and reel

## 1

## Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	40	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D$ <sup>(1)</sup>	Drain current (continuous) at $T_C = 25^\circ\text{C}$	100	A
$I_D$ <sup>(1)</sup>	Drain current (continuous) at $T_C = 100^\circ\text{C}$	100	A
$I_{DM}$ <sup>(2)</sup>	Drain current (pulsed)	400	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	150	W
$I_{AV}$	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	56	A
$E_{AS}$	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$ , $I_D = I_{AV}$ , $V_{DD} = 25\text{ V}$ )	470	mJ
$T_j$	Operating junction temperature range	-55 to 175	$^\circ\text{C}$
$T_{stg}$	Storage temperature range		

1. Drain current is limited by package, the current capability of the silicon is 224 A at 25 °C.

2. Pulse width limited by safe operating area

Table 2. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-pcb}$ <sup>(1)</sup>	Thermal resistance junction-pcb.	31.3	$^\circ\text{C/W}$
$R_{thj-case}$	Thermal resistance junction-case.	1.0	$^\circ\text{C/W}$

1. When mounted on FR-4 board of 1 inch<sup>2</sup>, 2oz Cu,  $t < 10\text{ s}$ .

## 2 Electrical characteristics

( $T_C = 25^\circ\text{C}$  unless otherwise specified)

**Table 3. On /off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	40			V
$I_{\text{DSS}}$	Zero gate voltagedrain current	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}$			1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-body leakage current	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2		4	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 50 \text{ A}$		1.2	1.5	$\text{m}\Omega$

**Table 4. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	4060	-	pF
$C_{oss}$	Output capacitance		-	1100	-	pF
$C_{rss}$	Reverse transfer capacitance		-	300	-	pF
$Q_g$	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 100 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 13. Test circuit for gate charge behavior)	-	50	-	nC
$Q_{gs}$	Gate-source charge		-	23	-	nC
$Q_{gd}$	Gate-drain charge		-	9.8	-	nC

**Table 5. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 50 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 12. Test circuit for resistive load switching timesand Figure 17. Switching time waveform)	-	25	-	ns
$t_r$	Rise time		-	20	-	ns
$t_{d(\text{off})}$	Turn-off delay time		-	48	-	ns
$t_f$	Fall time		-	31	-	ns


**Table 6. Source-drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}$ (1)	Forward on voltage	$I_{SD} = 100 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.1	V
$t_{rr}$	Reverse recovery time	$I_D = 100 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 20 \text{ V}$ (see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	41		ns
$Q_{rr}$	Reverse recovery charge		-	32		nC
$I_{RRM}$	Reverse recovery current		-	1.6		A


1. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics curves


**Figure 1. Safe operating area**




**Figure 2. Thermal impedance**




**Figure 3. Output characteristics**




**Figure 4. Transfer characteristics**








**Figure 5. Static drain-source on resistance**




**Figure 6. Gate charge vs gate-source voltage**



**Figure 7. Capacitance variations**

**Figure 8. Normalized gate threshold voltage vs temperature**

**Figure 9. Normalized on resistance vs temperature**

**Figure 10. Source-drain diode forward characteristic**

**Figure 11. Normalized V<sub>(BR)DSS</sub> vs temperature**



### 3 Test circuits

**Figure 12.** Test circuit for resistive load switching times




AM01468v1

**Figure 13.** Test circuit for gate charge behavior




AM01469v1

**Figure 14.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 15.** Unclamped inductive load test circuit




AM01471v1

**Figure 16.** Unclamped inductive waveform



AM01472v1

**Figure 17.** Switching time waveform



AM01473v1

**4**


## Package information

---

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

## 4.1 LFPAK 5x6 package information

**Figure 18. LFPAK 5x6 package outline**




00299525\_A

Table 7. LFPAK 5x6 package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	1.01		1.20
A1	0.00		0.15
A2	0.95		1.10
A3		0.25	
A4	0.50	0.55	0.65
b	0.35		0.50
b2	3.62		4.41
b3	2.0		2.20
b4	0.70		0.90
b5			0.7
c	0.19	0.20 <sup>(1)</sup>	0.25
c2	0.24		0.30
D	3.80		4.10
D1	3.80	4.00	4.20
E	4.8		5.0
E1	3.1		3.3
e		1.27	
H	5.8		6.2
L	0.40		0.85
L1	0.80		1.30
L2	0.80		1.3
w		0.25	
y		0.10	
Θ	0°		8°

1. Dimension without plating

**Figure 19.** LFPAK 5x6 recommended footprint



00299525\_FP\_A

## Revision history

**Table 8. Document revision history**

Date	Revision	Changes
09-Apr-2018	1	First release.
14-Jan-2019	2	Updated title in cover page, <a href="#">Section 1 Electrical ratings</a> and <a href="#">Section 2 Electrical characteristics</a> . Added <a href="#">Section 2.1 Electrical characteristics curves</a> Minor text changes.

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics curves .....	3
<b>3</b>	<b>Test circuits .....</b>	<b>6</b>
<b>4</b>	<b>Package information.....</b>	<b>7</b>
<b>4.1</b>	LFPAK 5x6 package information.....	7
	<b>Revision history .....</b>	<b>11</b>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved