


Features

- * Sequential fast charge and condi tioning of two NiCd or NiMH nickel cadmium or nickel-metal hydride batterypacks
- * Hysteretic PWM switch-mode current regulation or gated control of anexternalregulator
- * Easily integrated into systems or used as a stand-alone charger
- * Pre-charge qualification of tempera ture and volt age
- * Direct LED outputs displaybattery and charge sta tus
- * Fast-chargeterminationby Δ temperature Δ time, $-\Delta V$, maximum volt age, max i mum tem per a ture, and maximumtime
- * Optional top-off and pulse-trickle charging

Pin Connections



General Description

The bq2005 Fast-Charge IC provides comprehensive fast charge control functions together with high-speed switching power control circuitry on a monolithic CMOS device for sequential charge management in dual battery packapplications.

In tegra tion of closed-loop cur rent control circuitry allows the bq2005 to be the basis of a cost-effective solution for stand-alone and sys tem-integrated charg ers for bat ter ies of one or more cells.

Switch - activated dis-charge-before-charge allows bq2005-based chargers to support battery conditioning and capacity determi nation.

High-efficiency power con ver sion is accomplished using the bq2005 as a hysteretic PWM controller for switch-mode regulation of the charging current. The bq2005 may alternatively

be used to gate an externally regur lated charging current.

Battery Packs

Fast-Charge IC for Dual-

Fast charge may begin on application of the charging sup ply, replacement of the battery, or switch depression. For safety, fast charge is inhibited unless/un til the battery temperature and voltage are within config ured limits.

Temperature, voltage, and time are monitored throughout fast charge. Fast charge is terminated by any of thefollowing:

- Rate of temperature rise $(\Delta T/\Delta t)$
- Negative delta voltage (-∆V)
- Maximum voltage .
- Maximumtemperature
- Maximumtime

Af ter fast charge, op tional top-off and pulsed current maintenance phases are available.

Pin Names

DCMD _A	Discharge command in put, battery A
DVEN	D _{V en able}
TM_1	Timer mode se lect 1
TM ₂	Timer mode se lect 2
TCO	Temperature cut-off
TS _A , TS _B	Tem pera ture sense in put, bat tery A/B
BAT _A , BAT _B	Battery volt age in put, battery A/B
SNSA, SNSB	Sense re sis tor in put, battery A/B

DISA	Discharge control out put,
	bat tery A
$\overline{\mathrm{CH}}_{\mathrm{A}},$ $\overline{\mathrm{CH}}_{\mathrm{B}}$	Charge status out put, bat tery A/B
\overline{FCC}_{A} \overline{FCC}_{B}	Fast charge com plete out put, battery A/B
V _{SS}	Sys tem ground
V _{CC}	5.0V±10% power
MOD _A , MOD _B	Charge cur rent con trol out put, bat tery A/B

SLUS079A - AU GUST 2000 G

Pin Descriptions

DCMD_A Discharge-before-charge control input, battery A

 $\overline{\text{DCMD}}_{\text{A}}$ controls the discharge-before-charge function of the bq2005. A negative-going pulse on $\overline{\text{DCMD}}_{\text{A}}$ initiates a discharge to $\overline{\text{EDV}}$ followed by a charge if conditions allow. By tying $\overline{\text{DCMD}}_{\text{A}}$ to ground, automatic discharge-before-charge is enabled on every new charge cycle start.

DVEN - ΔV enable input

This input enables/disables $-\Delta V$ charge termination. If DVEN is high, the $-\Delta V$ test is enabled. If DVEN is low, $-\Delta V$ test is disabled. The state of DVEN may be changed at any time.

TM₁- Timer mode inputs TM₂

 TM_1 and TM_2 are three-state inputs that configure the fast charge safety timer, $-\Delta V$ hold-off time, and that enhance/disable top-off. See Table 2.

TCO Temperature cutoff threshold input

Input to set maximum allowable battery temperature. If the potential between TS_A and SNS_A or TSB and SNS_B is less than the voltage at the TCO input, then fast charge or top-off charge is terminated for the corresponding battery pack.

TS_A, Temperature sense inputs

Input, referenced to SNS_A or SNS_B, respectively, for an external thermistor monitoring battery temperature.

BAT_A, Voltage inputs BAT_B

The battery voltage sense input, referenced to $SNS_{A,B}$, respectively. This is created by a high-impedance resistor divider network connected between the positive and the negative terminals of the battery.

 $SNS_{A,B}$ controls the switching of $MOD_{A,B}$ based on the voltage across an external sense resistor in the current path of the battery. SNS is the reference potential for the TS and BAT pins. If SNS is connected to V_{SS} , MOD switches high at the beginning of

charge and low at the end of charge.

SNS_A, Charging current sense inputs,

SNS_B

TSB

DIS_A Discharge control output

Push-pull output used to control an external transistor to discharge battery A before charging.

Charge status outputs

CHA,

CHB

FCCB

MODB

Push-pull outputs indicating charging status for batteries A and B, respectively. See Figure 1 and Table 2.

FCC_A, **Fast charge complete outputs**

Open-drain outputs indicating fast charge complete for batteries A and B, respectively. See Figure 1 and Table 2.

MOD_A, Charge current control outputs

 $MOD_{A,B}$ is a push-pull output that is used to control the charging current to the battery. $MOD_{A,B}$ switches high to enable charging current to flow and low to inhibit charging current flow to batteries A and B, respectively.

V_{CC} V_{CC} supply input

5.0 V, $\pm 10\%$ power input.

Vss Ground

Functional Description

Figure 3 shows a block diagram and Figure 4 shows a state diagram of the bq2005.

Battery Voltage and Temperature Measurements

Battery voltage and temperature are monitored for maximum allowable values. The voltage presented on the battery sense input, BAT_{A,B}, must be divided down to between 0.95 * V_{CC} and 0.475 * V_{CC} for proper operation. A resistor-divider ratio of:

$$\frac{\text{RB1}}{\text{RB2}} = \frac{\text{N}}{2.375} - 1$$

is recommended to maintain the battery voltage within the valid range, where N is the number of cells, RB1 is the resistor connected to the positive battery terminal, and RB2 is the resistor connected to the negative battery terminal. See Figure 1.

Note: This resistor-divider network input impedance to end-to-end should be at least $200k\Omega$ and less than $1M\Omega$.

A ground-referenced negative temperature coefficient thermistor placed in proximity to the battery may be used as a low-cost temperature-to-voltage transducer. The temperature sense voltage input at TS_{A,B} is developed using a resistor-thermistor network between V_{CC} and V_{SS}. See Figure 1. Both the BAT_{A,B} and TS_{A,B} inputs are referenced to SNS_{A,B}, so the signals used inside the IC are:

$$V_{BAT(A,B)} - V_{SNS(A,B)} = V_{CELL(A,B)}$$

and



Discharge-Before-Charge

The $\overline{\text{DCMD}}_A$ input is used to command dischargebefore-charge via the DIS_A output. Once activated, DIS_A becomes active (high) until V_{CELL} falls below V_{EDV} where:

$$V_{EDV} = 0.475 * V_{CC} \pm 30 mV$$

at which time $\ensuremath{\text{DIS}}_A$ goes low and a new fast charge cycle begins.

The DCMD_A input is internally pulled up to V_{CC} (its inactive state). Leaving the input unconnected, therefore, results in disabling discharge-before-charge. A negative going pulse on DCMD_A initiates discharge-before-charge at any time <u>regardless</u> of the current state of the bq2005. If DCMD_A is tied to V_{SS}, discharge-beforecharge will be the first step in all newly started charge cycles.

Starting A Charge Cycle

Anew charge cycle is started by (see Figure 2):

- 1. V_{CC} rising above 4.5V
- 2. V_{CELL} falling through the maximum cell voltage, V_{MCV} where:

$$V_{MCV} = 0.95 * V_{CC} \pm 30 mV$$

If $\overline{\text{DCMD}}_A$ is tied low, a discharge-before-charge will be executed as the first step of the new charge cycle. Otherwise, pre-charge qualification testing will be the first step.

The battery must be within the configured temperature and voltage limits before fast charging begins.




Figure 1. Voltage and Temperature Monitoring

The valid battery voltage range is $V_{EDV} < V_{BAT} < V_{MCV.}$ The valid temperature range is $V_{HTF} < V_{TEMP} < V_{LTF}$, where:

$$V_{LTF} = 0.4 * V_{CC} \pm 30 mV$$

 $V_{HTF} = [(1/4 * V_{LTF}) + (3/4 * V_{TCO})] \pm 30mV$

 V_{TCO} is the voltage presented at the TCO input pin, and is configured by the user with a resistor divider between V_{CC} and ground. The allowed range is 0.2 to 0.4 * V_{CC} .

If the temperature of the battery is out of range, or the voltage is too low, the chip enters the charge pending state and waits for both conditions to fall within their allowed limits. The $MOD_{A,B}$ output is modulated to provide the configured trickle charge rate in the charge pending state. There is no time limit on the charge

pending state; the charger remains in this state as long as the voltage or temperature conditions are outside of the allowed limits. If the voltage is too high, the chip goes to the battery absent state and waits until a new charge cycle is started.

Fast charge continues until termination by one or more of the five possible termination conditions:

Delta temperature/delta time ($\Delta T/\Delta t$)

Negative delta voltage (- ΔV)

Maximum voltage

Maximum temperature

Maximum time




Figure 2. Charge Cycle Phases

Corresponding Fast-Charge Rate	TM1	TM2	Typical Fast-Charge and Top-Off Time Limits	Typical -∆ V/MCV Hold-Off Time (seconds)	Top-Off Rate
C/4	Low	Low	360	137	Disabled
C/2	Float	Low	180	820	Disabled
1C	High	Low	90	410	Disabled
2C	Low	Float	45	200	Disabled
4C	Float	Float	23	100	Disabled
C/2	High	Float	180	820	C/16
1C	Low	High	90	410	C/8
2C	Float	High	45	200	C/4
4C	High	High	23	100	C/2

Table 1. Fast Charge Safety Time/Hold-Off/Top-Off Table

Note: Typical conditions = 25° C, V_{CC} = 5.0V.

- V Termination

If the DVEN input is high, the bq2005 samples the voltage at the BAT pin once every 34s. If V_{CELL} is lower than any previously measured value by 12mV ±4mV, fast charge is terminated. The - ΔV test is valid in the range V_{MCV} -(0.2 * V_{CC}) < V_{CELL} < V_{MCV} .

Voltage Sampling

Each sample is an average of 16 voltage measurements taken $57\mu s$ apart. The resulting sample period (18.18ms) filters out harmonics around 55Hz. This technique minimizes the effect of any AC line ripple that may feed through the power supply from either 50Hz or 60Hz AC sources. Tolerance on all timing is ±16%.

Voltage Termination Hold-off

A hold-off period occurs at the start of fast charging. During the hold-off period, $-\Delta V$ termination is disabled. This avoids premature termination on the voltage spikes sometimes produced by older batteries when fast-charge current is first applied. $\Delta T/\Delta t$, maximum voltage and maximum temperature terminations are not affected by the hold-off period.

T/ t Termination

The bq2005 samples at the voltage at the TS pin every 34s, and compares it to the value measured two samples earlier. If V_{TEMP} has fallen 16mV ±4mV or more, fast charge is terminated. The $\Delta T/\Delta t$ termination test is valid only when $V_{TCO} < V_{TEMP} < V_{LTF}$.

Temperature Sampling

Each sample is an average of 16 voltage measurements taken $57\mu s$ apart. The resulting sample period (18.18ms) filters out harmonics around 55Hz. This technique minimizes the effect of any AC line ripple that may feed through the power supply from either 50Hz or 60Hz AC sources. Tolerance on all timing is $\pm 16\%$.

Maximum Voltage, Temperature, and Time

Anytime V_{CELL} rises above V_{MCV}, CHG goes high (the LED goes off) immediately. If the bq2005 is not in the voltage hold-off period, fast charging also ceases immediately. If V_{CELL} then falls back below V_{MCV} before $t_{MCV} = 1$ s (maximum), the chip transitions to the Charge Complete state (maximum voltage termination). If V_{CELL} remains above V_{MCV} at the expiration of t_{MCV} , the bq2005 transitions to the Battery Absent state (battery removal). See Figure 4.

Maximum temperature termination occurs anytime the voltage on the TS pin falls below the temperature cut-off threshold V_{TCO} . Charge will also be terminated if V_{TEMP} rises above the minimum temperature fault threshold, V_{LTF} , after fast charge begins.

Maximum charge time is configured using the TM pin. Time settings are available for corresponding charge rates of C/4, C/2, 1C, and 2C. Maximum time-out termination is enforced on the fast-charge phase, then reset, and enforced again on the top-off phase, if selected. There is no time limit on the trickle-charge phase.

Top-off Charge

An optional top-off charge phase may be selected to follow fast charge termination for the C/2 through 4C rates. This phase may be necessary on NiMH or other

battery chemistries that have a tendency to terminate charge prior to reaching full capacity. With top-off enabled, charging continues at a reduced rate after fast-charge termination for a period of time selected by the TM_1 and TM_2 input pins. (See Table 2.) During top-off, the CC pin is modulated at a duty cycle of 4s active for every 30s inactive. This modulation results in an average rate 1/8th that of the fast charge rate. Maximum voltage, time, and temperature are the only termination methods enabled during top-off.

Pulse-Trickle Charge

Pulse-trickle charging follows the fast charge and optional top-off charge phases to compensate for selfdischarge of the battery while it is idle in the charger. The configured pulse-trickle rate is also applied in the charge pending state to raise the voltage of an overdischarged battery up to the minimum required before fast charge can begin.

In the pulse-trickle mode, MOD is active for 260µs of a period specified by the settings of TM1 and TM2. See Table 1. The resulting trickle-charge rate is C/64 when top-off is enabled and C/32 when top-off is disabled. Both pulse trickle and top-off may be disabled by tying TM1 and TM2 to V_{SS}.

Charge Status Indication

Charge status is indicated by the CHG output. The state of the CHG output in the various charge cycle phases is shown in Figure 4 and illustrated in Figure 2.

Temperature status is indicated by the TEMP output. TEMP is in the high state whenever V_{TEMP} is within the temperature window defined by the V_{LTF} and V_{HTF} temperature limits, and is low when the battery temperature is outside these limits.

In all cases, if V_{CELL} exceeds the voltage at the MCV pin, both CHG and TEMP outputs are held high regardless of other conditions. CHG and TEMP may both be used to directly drive an LED.

Pack Sequencing

If both batteries A and B are present when a new charge cycle is started, the charge cycle starts on battery B and B remains the active channel until fast charge termination. Then battery A will be fast charged, followed by a top-off phase on B (if selected), a top-off phase on A (if

selected), and then maintenance charging on both. If only battery A is present, the charge cycle begins on A and continues until fast charge termination even if a battery is inserted in channel B in the meantime. A new battery insertion in channel B while A is in the top-off phase terminates top-off on A and begins a new charge cycle on B. If A is configured for or commanded to discharge-before-charge, the discharge may take place while channel B is the active charging channel. When the discharge is complete, if B is still the active channel battery A enters the Charge Pending state until A becomes the active channel.

Charge Current Control

The bq2005 controls charge current through the $MOD_{A,B}$ output pin. The current control circuitry is designed to support implementation of a constant-current switching regulator or to gate an externally regulated current source.

When used in switch mode configuration, the nominal regulated current is:

$I_{REG} = 0.225 V/R_{SNS}$

Charge current is monitored at the SNS_{A,B} input by the voltage drop across a sense resistor, R_{SNS} , between the low side of the battery pack and ground. R_{SNS} is sized to provide the desired fast charge current.

If the voltage at the $SNS_{A,B}$ pin is less than V_{SNSLO} , the MOD_{A,B} output is switched high to pass charge current to the battery.

When the $SNS_{A,B}$ voltage is greater than V_{SNSHI} , the MOD_{A,B} output is switched low—shutting off charging current to the battery.

 $V_{SNSLO} = 0.04 * V_{CC} \pm 25 mV$

 $V_{\text{SNSHI}} = 0.05 * V_{\text{CC}} \pm 25 \text{mV}$

When used to gate an externally regulated current source, the $SNS_{A,B}$ pin is connected to V_{SS} , and no sense resistor is required.




Figure 3. Block Diagram




Figure 4. State Diagram

Absolute Maximum Ratings

Symbol	Parameter	Minimum	Maximum	Unit	Notes
V _{CC}	V _{CC} relative to V _{SS}	-0.3	+7.0	v	
V _T	DC voltage applied on any pin excluding V_{CC} relative to V_{SS}	-0.3	+7.0	v	
T _{OPR}	Operating ambient temperature	-20	+70	°C	Commercial
T _{STG}	Storage temperature	-55	+125	°C	
T _{SOLDER}	Soldering temperature	-	+260	°C	10s max.
T _{BIAS}	Temperature under bias	-40	+85	°C	

Note: Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

DC Thresholds (TA = TOPR; VCC ±10%)

Symbol	Parameter	Rating	Tolerance	Unit	Notes
V _{SNSHI}	High threshold at $SNS_{A,B}$ resulting in $MOD_{A,B} = Low$	0.05 * V _{CC}	±0.025	v	
V _{SNSLO}	Low threshold at $SNS_{A,B}$ resulting in $MOD_{A,B} = High$	0.04 * V _{CC}	±0.010	v	
V _{LTF}	Low-temperature fault	0.4 * V _{CC}	±0.030	v	V _{TEMP} ≥V _{LTF} inhibits/ terminates charge
V _{HTF}	High-temperature fault	(1/4 * V _{LTF}) + (3/4 * V _{TCO})	±0.030	v	V _{TEMP} ≤V _{HTF} inhibits charge
V _{EDV}	End-of-discharge voltage	0.475 * V _{CC}	±0.030	v	V _{CELL} < V _{EDV} inhibits fast charge
V _{MCV}	Maximum cell voltage	0.95 * V _{CC}	±0.030	v	V _{CELL} > V _{MCV} inhibits/ terminates charge
VTHERM	TS input change for $\Delta T/\Delta t$ detection	16	±4	mV	
-ΔV	BAT input change for -∆V detection	12	±4	mV	

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
V _{CC}	Supply voltage	4.5	5.0	5.5	v	
VCELL	BAT voltage potential	0	-	V _{CC}	v	V _{BAT} - V _{SNS}
VBAT	Battery input	0	-	V _{CC}	v	
V _{TEMP}	TS voltage potential	0	-	V _{CC}	v	V _{TS} - V _{SNS}
V _{TS}	Thermistor input	0	-	V _{CC}	v	
V _{TCO}	Temperature cutoff	0.2 * V _{CC}	-	0.4 * V _{CC}	v	
	Logic input high	2.0	-	-	v	DCMD _A , DVEN
V _{IH}	Logic input high	V _{CC} - 0.3	-	-	v	TM_1, TM_2
17	Logic input low	-	-	0.8	v	DCMD _A , DVEN
V _{IL}	Logic input low	-	-	0.3	v	TM_1, TM_2
V _{OH}	Logic output high	V _{CC} - 0.5	-	-	v	DIS _A , MOD _{A,B} , I _{OH} ≤-5mA
V _{OL}	Logic output low	-	-	0.5	v	DIS _A , $\overline{FCC}_{A,B}$, $\overline{CH}_{A,B}$, MOD _{A,B} , I _{OL} \leq 5mA
I _{CC}	Supply current	-	1.0	3.0	mA	Outputs unloaded
I _{OH}	DIS _A , MOD _{A,B} source	-5.0	-	-	mA	$@V_{OH} = V_{CC} - 0.5V$
IOL	$\frac{\text{DIS}_{A}}{\text{CH}_{A,B}}, \overline{\text{FCC}}_{A,B}, \text{MOD}_{A,B}, \\ \overline{\text{CH}}_{A,B} \text{sink}$	5.0	-	-	mA	$@V_{OL} = V_{SS} + 0.5V$
т	-	-	±1	μΑ	DVEN, $V = V_{SS}$ to V_{CC}
I_L	Input leakage	-	-	-400	μΑ	$\overline{\text{DCMD}}_{\text{A}}, V = V_{\text{SS}}$
I _{IL}	Logic input low source	-	-	70.0	μΑ	$\begin{array}{l} TM_1,TM_2,\\ V=V_{SS} \text{ to } V_{SS}+0.3V \end{array}$
$I_{\rm IH}$	Logic input high source	-70.0	-	-	μΑ	$\begin{array}{l} TM_1, TM_2, \\ V = V_{CC} - 0.3V \text{ to } V_{CC} \end{array}$
I _{IZ}	TM_1 , TM_2 tri-state open detection	-2.0	-	2.0	μΑ	TM ₁ , TM ₂ should be left dis- connected (floating) for Z logic input state.
I _{BAT}	Input current to $BAT_{A,B}$ when battery is removed	_	-	-20	μΑ	$V_{CC} = 5.0V$; $T_A = 25^{\circ}C$; input should be limited to this cur- rent when input exceeds V_{CC} .

Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Note: All voltages relative to V_{SS} , except as noted.

Impedance

Symbol	Parameter	Minimum	Typical	Maximum	Unit
R _{BATA,B}	Battery A/B input impedance	50	-	-	MΩ
R _{TSA,B}	TS _{A,B} input impedance	50	-	-	MΩ
R _{TCO}	TCO input impedance	50	-	-	MΩ
R _{SNSA,B}	SNS _{A,B} input impedance	50	-	-	MΩ

Timing (T_A = 0 to +70°C; V_{CC}±10%)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
t _{PW}	Pulse width for $\overline{\text{DCMD}}_{A}$, pulse command	1	-	-	μs	Pulse start for discharge-before- charge
d _{FCV}	Time base variation	-16	-	16	%	$V_{CC} = 4.5V$ to 5.5V
t _{REG}	MOD output regulation frequency	-	-	300	kHz	
t _{MCV}	Maximum voltage termination time limit	-	-	1	s	Time limit to distinguish battery removed from charge complete


Note: Typical is at $T_A = 25^{\circ}C$, $V_{CC} = 5.0V$.

Change No.	Page No.	Description	Nature of Change
3	9	V _{SNSLO} rating	Was V_{SNSHI} - (0.01 * V_{CC}); is 0.04 * V_{CC}
4	5	Corrected sample period	Was: 32s; Is: 34s
4	5, 9	Corrected -∆V threshold	Was: 13mV Is: 12mV
4	All	Revised and expanded format of this data sheet	Clarification
5	9	T _{OPR}	Deleted industrial temperature range
6	1, 13	Deleted DIP package option	Removed DIP from pinout drawing and Order- ing Information; deleted DIP package specifica- tions

Data Sheet Revision History


Notes:Change 3 = Sept. 1996 D changes from Nov. 1993 C.
Change 4 = Nov. 1997 E changes from Sept. 1996 D.
Change 5 = June 1999 F changes from Nov. 1997 E.
Change 6 = Aug. 2000 G changes from June 1999 F

Ordering Information



bq2005 Dual-Battery Fast-Charge IC

S: 20-Pin SOIC



20-Pin S (SOIC)

Dimension	Minimum	Maximum
A	0.095	0.105
A1	0.004	0.012
В	0.013	0.020
С	0.008	0.013
D	0.500	0.515
Е	0.290	0.305
e	0.045	0.055
Н	0.395	0.415
L	0.020	0.040

All dimensions are in inches.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ2005S	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-20 to 70	2005S -D	Samples
BQ2005STR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-20 to 70	2005S -D	Samples
BQ2005STRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-20 to 70	2005S -D	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Packago	Packado	Di
*All dimensions are nominal			

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ2005STR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Dec-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ2005STR	SOIC	DW	20	2000	367.0	367.0	45.0

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated