

TPS56C230 4.5V 至 18V、12A 同步降压转换器

1 特性

- 输入电压范围：4.5V 至 18V
- 输出电压范围：0.6V 至 5.5V
- 支持 12A 的连续输出电流
- D-CAP3™ 架构控制，可实现快速瞬态响应
- $\pm 1\%$ 反馈电压精度 (25°C)
- 集成 17mΩ 和 5.9mΩ FET
- 可选 Eco-mode™ 和强制连续导通模式 (FCCM) (通过 MODE 引脚)
- 500kHz 开关频率
- 可调软启动时间，默认为 1.2ms
- 集成式电源正常状态指示器
- 内置输出放电功能
- 逐周期过流保护
- 非锁存过压、欠压、过热以及欠压锁定保护功能
- 运行结温范围：-40°C 至 125°C
- 20 引脚 3.0mm × 3.0mm HotRod™ VQFN 封装
- 与 8A [TPS568230](#) 引脚对引脚兼容
- 可使用 TPS56C230 并借助 [WEBENCH®](#) 电源设计器创建定制设计方案

2 应用

- 数字电视和机顶盒
- PC 和工业 PC
- 有线网络
- 分布式电源系统

3 说明

TPS56C230 是一款配备集成 FET 的高效同步降压转换器。系统设计人员可将此器件用于各种应用，因为它的待机电流低，需要的外部组件也较少。

TPS56C230 采用了 D-CAP3 控制，此控制方式只需内部补偿即可实现快速瞬态响应以及出色的线路和负载调整。该器件具有一个专用电路，可支持低等效串联电阻 (ESR) 输出电容器（例如专用聚合物电容器和超低 ESR 陶瓷电容器）。

可使用 TPS56C230 的 MODE 引脚来设置 Eco-mode 或 FCCM 模式，以实现轻负载运行。Eco-mode 在轻负载运行期间可保持高效率，并且 FCCM 模式运行可在轻负载下保持低输出纹波。此器件同时支持内部和外部软启动时间选项。它具有 1.2ms 的内部固定软启动时间，但如果应用需要更长的软启动时间，则可以使用外部 SS 引脚，通过连接外部电容器来实现。


TPS56C230 集成了电源正常状态指示器并具备输出放电功能。它提供包括 OVP、UVP、OCP、OTP 和 UVLO 在内的全面保护。该器件可采用 20 引脚 3.0mm × 3.0mm HotRod 封装，额定结温范围为 -40°C 至 125°C。

器件信息(1)


器件型号	封装	封装尺寸 (标称值)
TPS56C230	VQFN (20)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化原理图



效率与输出电流 Eco-mode



D013



目录


1	特性	1	7.4	Device Functional Modes.....	13
2	应用	1	8	Application and Implementation	15
3	说明	1	8.1	Application Information.....	15
4	修订历史记录	2	8.2	Typical Application	15
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	20
6	Specifications	4	10	Layout	21
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	21
6.2	ESD Ratings	4	10.2	Layout Example	21
6.3	Recommended Operating Conditions.....	4	11	器件和文档支持	22
6.4	Thermal Information	4	11.1	器件支持	22
6.5	Electrical Characteristics.....	5	11.2	接收文档更新通知	22
6.6	Typical Characteristics	7	11.3	社区资源	22
7	Detailed Description	10	11.4	商标	22
7.1	Overview	10	11.5	静电放电警告	22
7.2	Functional Block Diagram	10	11.6	Glossary	22
7.3	Feature Description.....	11	12	机械、封装和可订购信息	23

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (August 2019) to Revision A	Page
• 已更改 将销售状态从“预告信息”更改为“生产数据”	1

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BST	1	I	Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BST and SW, 0.1 μ F is recommended.
VIN	2,3,4,5	P	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and PGND.
SW	6,19,20	O	Switching node connection to the inductor and bootstrap capacitor for buck. This pin voltage swings from a diode voltage below the ground up to input voltage of buck.
PGND	7,8,18,Pad	G	Power GND terminal for the controller circuit and the internal circuitry.
PGOOD	9	O	Open drain power good indicator. It is asserted low if output voltage is out of PG threshold, over voltage or if the device is under thermal shutdown, EN shutdown or during soft start.
SS	11	I	Soft-Start time selection pin. Connecting an external capacitor sets the soft-start time and if no external capacitor is connected, the soft-start time is about 1.2ms.
NC	10,16		Not connect. Can be connected to GND plane for better thermal achieved.
EN	12	I	Enable input of buck converter
AGND	13	G	Ground of internal analog circuitry. Connect AGND to GND plane with a short trace.
FB	14	I	Feedback sensing pin for Buck output voltage. Connect this pin to the resistor divider between output voltage and AGND.
MODE	15	I	Light load operation mode selection pin. Connect this pin to a resistor divider from VCC and AGND for different MODE options shown in 表 1
VCC	17	O	The driver and control circuits are powered from this voltage. Decouple with a minimum 1 μ F ceramic capacitor as close to VCC as possible.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VIN	−0.3	20	V
	BST	−0.3	25	V
	BST-SW	−0.3	6	V
	EN, MODE, FB, SS	−0.3	6	V
	PGND, AGND,	−0.3	0.3	V
Output voltage	SW	−1	20	V
	SW (10-ns transient)	−3	22	V
	PGOOD	−0.3	6	V
T _J	Operating junction temperature	−40	150	°C
T _{stg}	Storage temperature	−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22- V C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN	4.5	18	V
	BST	−0.3	23.5	V
	BST-SW	−0.3	5.5	V
	EN, MODE, FB, SS	−0.3	5.5	V
	PGND, AGND	−0.3	0.3	V
Output voltage	SW	−1	18	V
	PGOOD	−0.3	5.5	V
I _{OUT}	Output current		12	A
T _J	Operating junction temperature	−40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS56C230	UNIT
		RJE (VQFN)	
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance (standard board)	42.3	°C/W
R _{θJA_effective}	Junction-to-ambient thermal resistance (4-layer custom board) ⁽²⁾	28.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	26.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	13	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.
 (2) 70 mm x 70 mm, 4 layers, thickness: 1.5 mm. 2 oz. copper traces located on the top and bottom of the PCB. 4 thermal vias in the PowerPAD area under the device package.

Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		TPS56C230	UNIT
		RJE (VQFN)	
		20 PINS	
Ψ_{JB}	Junction-to-board characterization parameter	12.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	16.1	°C/W

6.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{VIN} = 12\text{ V}$, unless otherwise noted

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
V _{IN}	Input voltage range		4.5		18	V
I _{VIN}	Non-switching supply current	No load, V _{EN} =5V		400		μA
I _{VINSDN}	Shutdown supply current	No load, V _{EN} =0V		2		μA
VCC OUTPUT						
V _{CC}	VCC output voltage	V _{VIN} >5.0V	4.85	5	5.15	V
		V _{VIN} =4.5V		4.5		
I _{CC}	VCC current limit		20			mA
FEEDBACK VOLTAGE						
V _{FB}	FB voltage	T _J = 25°C	594	600	606	mV
		T _J = -40°C to 125°C	591	600	609	mV
DUTY CYCLE and FREQUENCY CONTROL						
F _{SW}	Switching frequency	T _J = 25°C		500		kHz
t _{ON(MIN)}	SW mininum on time	T _J = 25°C		60		ns
t _{OFF(MIN)}	SW minimum off time	T _J = 25°C, V _{FB} = 0.5 V			180	ns
MOSFET and DRIVERS						
R _{DS(ON)H}	High side switch resistance	T _J = 25°C		17		mΩ
R _{DS(ON)L}	Low side switch resistance	T _J = 25°C		5.9		mΩ
OUTPUT DISCHARGE and SOFT START						
R _{DIS}	Discharge resistance	T _J =25°C, V _{EN} =0V		350		Ω
t _{SS}	Soft start time	Internal soft-start time,SS floating		1.2		ms
I _{SS}	Soft start charge current			5		μA
POWER GOOD						
t _{PGDLY}	PGOOD start-up delay	PGOOD from low to high		1		ms
V _{PGTH}	PGOOD threshold	VFB falling (fault)		85		%
		VFB rising (good)		90		%
		VFB rising (fault)		115		%
		VFB falling (good)		110		%
V _{PG_L}	PGOOD sink current capability	I _{OL} =4mA			0.4	V
I _{PGLK}	PGOOD leak current	V _{PGOOD} =5.5V			1	μA
CURRENT LIMIT						
I _{OCL}	Over current threshold (valley)	T _J = 25°C	14	15	16	A
		T _J = -40°C to 125°C	13	15	17.5	A
I _{NOCL}	Negative over current threshold			4		A
LOGIC THRESHOLD						
V _{ENH}	EN high-level input voltage		1.2	1.3	1.4	V
V _{ENL}	EN low-level input voltage		0.9	1.1	1.2	V
I _{EN}	Enable internal pull down current	V _{EN} =0.8V		2		μA
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION						

Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{\text{VIN}} = 12\text{ V}$, unless otherwise noted

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V _{OVP}	OVP trip threshold			125		%
t _{OVPDLY}	OVP prop deglitch			120		us
V _{UVP}	UVP trip threshold			60		%
t _{UVPDLY}	UVP prop deglitch			256		us
t _{UVPDEL}	Output Hiccup delay relative to SS time			1.5		cycle
t _{UVPEN}	Output Hiccup enable delay relative to SS time			10.5		cycle
UVLO						
V _{UVLOVIN}	VIN UVLO threshold	Wake up VIN voltage		4.2	4.4	V
		Shutdown VIN voltage	3.6	3.7		
		Hysteresis VIN voltage		0.5		V
OVER TEMPERATURE PROTECTION						
T _{OTP}	OTP trip threshold ⁽¹⁾	Shutdown temperature		150		°C
T _{OTPHSY}	OTP hysteresis ⁽¹⁾	Hysteresis		20		°C

(1) Not production tested

6.6 Typical Characteristics




图 1. Supply Current vs Junction Temperature




图 2. Shutdown Current vs Temperature




图 3. Feedback Voltage vs Junction Temperature




图 4. Enable On Voltage vs Junction Temperature




图 5. Enable Off Voltage vs Junction Temperature




图 6. High-Side $R_{\text{DS(on)}}$ vs Junction Temperature

Typical Characteristics (接下页)




图 7. Low-Side $R_{DS(on)}$ vs Junction Temperature




图 8. OVP Threshold vs Junction Temperature




图 9. UVP Threshold vs Junction Temperature




图 10. Discharge Resistor vs Junction Temperature




图 11. Valley Current Limit vs Junction Temperature




图 12. Soft-Start Time vs Junction Temperature

Typical Characteristics (接下页)




图 13. Efficiency vs Load Current, Eco-mode




图 14. Efficiency vs Load Current, FCCM




图 15. Switching Frequency vs Load Current, Eco-mode





图 16. Switching Frequency vs Load Current, FCCM

7 Detailed Description

7.1 Overview

The TPS56C230 is high density synchronous buck converter which operates from 4.5-V to 18-V input voltage (V_{IN}), and the output voltage range is from 0.6 V to 5.5 V. It has 17-m Ω and 5.9-m Ω integrated MOSFETs that enable high efficiency up to 12 A. The device employs D-CAP3 mode control that enables low external component count, ease of design, optimization of the power design for cost, size and efficiency, and provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology supports seamless transition between CCM mode at heavy load conditions and DCM operation at light load conditions. Eco-mode allows the TPS56C230 to maintain high efficiency at light load and FCCM mode keeps the output ripple small at light load. The TPS56C230 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 PWM Operation and D-CAP3™ Control

The main control loop of the buck is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP3 mode control. The D-CAP3 mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. The TPS56C230 also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one-shot duration is set proportional to the converter output voltage, V_{OUT} , and is inversely proportional to the input voltage, V_{IN} , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to reference voltage for emulating the output ripple, this enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for D-CAP3 control topology.

For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS56C230 is a low-pass L-C circuit. This L-C filter has a double-pole frequency described in [公式 1](#).

$$f_P = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} \quad (1)$$

At low frequencies, the overall loop gain is set by the internal output set-point resistor divider network and the internal gain of the TPS56C230. The low-frequency L-C double pole has a 180 degree drop in phase. At the output filter frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from –40 dB to –20 dB per decade and increases the phase to 90 degree one decade above the zero frequency. The inductor and capacitor selected for the output filter must be such that the double pole is placed close enough to the high-frequency zero so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system should usually be targeted to be less than one-third of the switching frequency (F_{SW}).

7.3.2 Soft Start

The TPS56C230 has an internal 1.2-ms soft-start time, and also an external SS pin is provided for setting longer soft start time if needed. When the EN pin becomes high, the soft-start function begins ramping up the reference voltage to the PWM comparator.

If the application needs a longer soft start time, it can be set by connecting a capacitor on SS pin. When the EN pin becomes high, the soft-start charge current (I_{SS}) begins charging the external capacitor (C_{SS}) connected between SS and AGND. The device tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time (T_{SS}) is shown in [公式 2](#):

$$T_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)} \quad (2)$$

where

- V_{REF} is 0.6 V and I_{SS} is 5 μA

7.3.3 Large Duty Operation

The TPS56C230 can support large duty operation by its internal T_{ON} extension function. When $V_{IN}/V_{OUT} < 1.6$, and the V_{FB} is lower than internal V_{REF} , the T_{ON} will be extended to implement the large duty operation and also improve the performance of the load transient performance.

7.3.4 Power Good

The Power Good (PGOOD) pin is an open-drain output. Once the V_{FB} is between 90% and 110% of the target output voltage, the PGOOD is de-asserted and floats after a 1-ms de-glitch time. A pullup resistor of 100 k Ω is recommended to pull the voltage up to VCC. The PGOOD pin is pulled low when:

Feature Description (接下页)

- the FB pin voltage is lower than 85% or greater than 115% of the target output voltage
- in an OVP, UVP, or thermal shutdown event
- during the soft-start period.

7.3.5 Overcurrent Protection and Undervoltage Protection

The TPS56C230 has the overcurrent protection and undervoltage protection. The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by V_{in} , V_{out} , the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT} . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. When the load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current, the OCL is triggered and the current is being limited, the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 60% of the target voltage, the UVP comparator detects it, the output will shut off after a wait time of 256 μ s and then re-start after the hiccup time (typically $10.5 \cdot T_{ss}$). When the over current condition is removed, the output voltage is recovered.

7.3.6 Overvoltage Protection

The TPS56C230 has the overvoltage protection feature and have the same implementation. When the output voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high, the output will be discharged after a wait time of 120 μ s. When the over voltage condition is removed, the output voltage will be recovered.

7.3.7 Out-of-Bounds Operation

The TPS56C230 has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault, OOB protection operates as an early protection mechanism. During the OOB operation, the device operates in force PWM mode only by turning on the low-side FET. Turning on the low-side FET beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall quickly towards the setpoint. During the operation, the cycle-by-cycle negative current limit is also activated to ensure the safe operation of the internal FETs.

7.3.8 UVLO Protection

The undervoltage lockout (UVLO) protection monitors the VCC pin voltage to protect the internal circuitry from low input voltages. When the voltage is lower than UVLO threshold voltage, the device shuts off and outputs are discharged to prevent mis-operation of the device. The converter begins operation again when the input voltage exceeds the threshold by a hysteresis of 500 mV (typical). This is a non-latch protection.

7.3.9 Output Voltage Discharge

The TPS56C230 has the discharge function by using internal MOSFET about 350 Ω , which is connected to the output terminal SW. The discharge is slow due to the lower current capability of the MOSFET.

7.3.10 Thermal Shutdown

The TPS56C230 monitors the internal die temperature. If the temperature exceeds the threshold value (typically 150°C), the device shuts off and the output will be discharged. This is a non-latch protection, the device restarts switching when the temperature goes below the thermal shutdown threshold.

7.4 Device Functional Modes

7.4.1 Light Load Operation

TPS56C230 has a MODE pin that can setup two different states of operation for light load operation. The light load running includes Eco-mode and FCCM mode.

7.4.2 Eco-mode™ Control

The Eco-mode control schemes to maintain high light load efficiency. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The light load current where the transition to Eco-mode operation happens ($I_{OUT(LL)}$) can be calculated from [公式 3](#).

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (3)$$

After identifying the application requirements, design the output inductance (L_{OUT}) so that the inductor peak-to-peak ripple current is approximately between 20% and 30% of the $I_{OUT(max)}$ (peak current in the application). It is also important to select the inductor properly so that the valley current does not hit the negative low-side current limit.

7.4.3 Force CCM

Force CCM(FCCM) mode keeps the converter to operate in continuous conduction mode during light-load conditions and allows the inductor current to become negative. During FCCM mode, the switching frequency (FSW) is maintained at an almost constant value over the full load range, which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load.

7.4.4 Mode Selection

The device reads the voltage on the MODE pin during start-up and latches onto one of the MODE options listed below in [表 1](#) . The voltage on the MODE pin recommended to be set by connecting this pin to the center tap of a resistor divider connected between VCC and AGND. A guideline for the top resistor (R_{M_H}) and the bottom resistor (R_{M_L}) as 1% resistors is shown in [表 1](#). It is recommended to choose the resistor to set the voltage at around 5%*VCC for Eco-mode or 15%*VCC for FCCM. It is important that the voltage for the MODE pin is derived from the VCC rail only since internally this voltage is referenced to detect the MODE option, and not to leave the mode pin floating. The MODE pin setting can be reset only by a VIN power cycling or EN toggle.

表 1. MODE Pin Resistor Settings

Voltage on MODE	Recommended Resistor		LIGHT LOAD OPERATION
	$R_{M_H}(k\Omega)$	$R_{M_L}(k\Omega)$	
(0~10%)*VCC	330	15	Eco-mode
(10%~20%)*VCC	180	33	FCCM

图 17 below shows the typical start-up sequence of the device once the enable signal crosses the EN turn on threshold. After the voltage on VCC crosses the rising UVLO threshold it takes about 500us to read the first mode setting and approximately 100us from there to finish the last mode setting. The output voltage starts ramping after the mode reading is done.




图 17. Power-Up Sequence

7.4.5 Standby Operation

The TPS56C230 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 2 μ A when in standby condition. EN pin is pulled low internally, when floating, the part is disabled by default.

8 Application and Implementation

注

Information in the following application sections are not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The schematic of 图 18 shows a typical application for TPS56C230 with 1.2-V output. This design converts an input voltage range of 4.5 V to 18 V down to 1.2 V with a maximum output current of 12 A.

8.2 Typical Application




图 18. 1.2-V, 12-A Reference Design

8.2.1 Design Requirements

表 2 lists the design parameters for this example.

表 2. Design Parameters

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V_{OUT}	Output voltage		1.2		V
I_{OUT}	Output current		12		A
ΔV_{OUT}	Transient response	1.2A - 10.8A load step, 2.5A/us	$\pm 5\% \times V_{OUT}$		
V_{IN}	Input voltage	4.5	12	18	V
$V_{OUT(ripple)}$	Output voltage ripple	12A load	$2\% \times V_{OUT}$		
F_{SW}	Switching frequency		500		kHz
	Light load operating mode		Eco-mode		
T_A	Ambient temperature		25		°C

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click [here](#) to create a custom design using the TPS56C230 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Output Voltage Set Point

To change the output voltage of the application, it is necessary to change the value of the upper feedback resistor. By changing this resistor the user can change the output voltage above 0.6 V. See [公式 4](#)

$$V_{OUT} = 0.6 \times \left(1 + \frac{R_{UPPER}}{R_{LOWER}}\right) \quad (4)$$

8.2.2.3 MODE Selection

The light load running mode (Eco-mode or FCCM) are set by a voltage divider from VCC to GND connected to the MODE pin. See [表 1](#) for possible MODE pin configurations. For this design example ,the switching frequency is about 500kHz, the light load running mode is Eco-mode and the output current is 12 A.

8.2.2.4 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See [表 3](#) for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using [公式 5](#) and [公式 6](#). It is important that the inductor is rated to handle these currents.

$$I_{L(rms)} = \sqrt{I_{OUT}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_{OUT} \times F_{SW}} \right)^2} \quad (5)$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{OUT(ripple)}}{2} \quad (6)$$

During transient and short-circuit conditions, the inductor current can increase up to the current limit of the device, so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

8.2.2.5 Output Capacitor Selection

After selecting the inductor, the output capacitor needs to be optimized. In D-CAP3, the regulator reacts within one cycle to the change in the duty cycle, so the good transient performance can be achieved without large amounts of output capacitance. The recommended output capacitance range is given in [表 3](#). Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than $V_{OUT(ripple)}/I_{OUT(ripple)}$.

表 3. Recommended Component Values

V _{OUT} (V)	R _{LOWER} (kΩ)	R _{UPPER} (kΩ)	F _{sw} (kHz)	L _{OUT} (μH)	C _{OUT(min)} (μF)	C _{OUT(max)} (μF)	C _{FF} (PF)
0.6	10	0	500	0.47	66	330	-
1.2	10	10	500	0.68	66	330	-
2.5	20	63	500	1.2	66	330	
3.3	20	90	500	1.5	66	330	22-110
5.0	15	110	500	1.8	66	330	22-110

8.2.2.6 Input Capacitor Selection

The TPS56C230 requires input decoupling capacitors on power supply input VIN, and the bulk capacitors are needed depending on the application. The minimum input capacitance required is given in 公式 7.

$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{IN(ripple)} \times V_{IN} \times F_{SW}} \quad (7)$$

TI recommends using a high-quality X5R or X7R input decoupling capacitors of 40 µF on the input voltage pin VIN. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by 公式 8:

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}} \quad (8)$$

A 1-µF ceramic capacitor is needed for the decoupling capacitor on VCC pin.

8.2.3 Application Curves

图 19 through 图 34 apply to the circuit of 图 18. VIN = 12 V. TA = 25°C unless otherwise specified.




图 19. Efficiency Curve




图 20. Load Regulation




图 21. Switching Frequency vs Input Voltage




图 22. Switching Frequency vs Output Load




图 23. Line Regulation




图 24. Line Regulation




图 25. Start-Up Through EN




图 26. Shut-down Through EN




图 27. Start Up Relative to VIN Rising






图 28. Shut Down Relative to VIN Falling




$I_{OUT} = 0.1 \text{ A}$

图 29. Output Voltage Ripple




$I_{OUT} = 12 \text{ A}$

图 30. Output Voltage Ripple



1.2 A to 10.8 A

图 31. Transient Response



0 A to 12 A

图 32. Transient Response




图 33. Normal Operation to Output Hard Short




图 34. Output Hard Short Hiccup Protection

9 Power Supply Recommendations

The TPS56C230 is intended to be powered by a well regulated DC voltage. The input voltage range is 4.5 V to 18 V. TPS56C230 is a buck converter. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS56C230 circuit, some additional input bulk capacitance is recommended. Typical values are 100 μ F to 470 μ F.

10 Layout

10.1 Layout Guidelines

- Recommend a four-layer PCB for good thermal performance and with maximum ground plane. 3-inch × 2.75-inch, two-layer PCB with 2-oz copper used as example.
- Place the decoupling capacitors right across VIN and VCC as close as possible.
- Place output inductors and capacitors with IC at the same layer, SW routing should be as short as possible to minimize EMI, and should be a width plane to carry big current, enough vias should be added to the GND connection of output capacitors and also as close to the output pin as possible.
- Place BST resistor and capacitor with IC at the same layer, close to BST and SW plane, >15 mil width trace is recommended to reduce line parasitic inductance.
- Feedback could be 20mil and must be routed away from the switching node, BST node or other high efficiency signal.
- VIN trace must be wide to reduce the trace impedance and provide enough current capability.
- Place multiple vias under the device near VIN and GND and near input capacitors to reduce parasitic inductance and improve thermal performance

10.2 Layout Example

图 35 shows the recommended top-side layout. Component reference designators are the same as the circuit shown in 图 18.




图 35. PCB Layout Recommendation Diagram

11 器件和文档支持

11.1 器件支持

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 开发支持

11.1.2.1 使用 **WEBENCH®** 工具创建定制设计

单击[此处](#)，使用 TPS56C230 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

1. 首先输入输入电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
2. 使用优化器拨盘优化该设计的关键参数，如效率、尺寸和成本。
3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 www.ti.com.cn/WEBENCH。

11.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.4 商标

D-CAP3, Eco-mode, HotRod, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 Glossary

[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGE OUTLINE

RJF0020B
VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RJE0020B

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4224338 / B 07/2018

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

VQFN-HR - 1 mm max height

RJE0020B

PLASTIC QUAD FLATPACK- NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE: 20X

4224338 / B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS56C230RJER	ACTIVE	VQFN-HR	RJE	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	56C230	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS56C230RJER	VQFN-HR	RJE	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS56C230RJER	VQFN-HR	RJE	20	3000	367.0	367.0	35.0


GENERIC PACKAGE VIEW

RJE 20

VQFN-HR - 1 mm max height

3 x 3, 0.45 mm pitch

QUAD FLATPACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4224683/A

VQFN-HR - 1 mm max height


The drawing shows a 20-pin connector with the following dimensions and features:

- Overall Dimensions:**
 - Width: 3.1 (2.9)
 - Height: 3.1 (2.9)
- PIN 1 INDEX AREA:** Indicated by a dot in the top-left corner.
- DETAIL A:** Chamfers are optional. Typical dimensions: (45°X0.08) TYP, (0.25).
- DETAIL B:** Optional pin 1. Dimensions: 0.5, 0.3, 0.25, 0.15.
- SEATING PLANE:** Indicated by a triangle and the text "SEATING PLANE".
- TERMINAL DETAIL A:** SEE TERMINAL DETAIL A.
- TERMINAL DETAIL B:** PIN 1 ID DETAIL B.
- Dimensions:**
 - 1 MAX
 - 0.05
 - 0.00
 - 2X 1.8
 - PKG
 - 6
 - 10
 - 11
 - (0.007)
 - 0.975±0.1
 - 20X 0.25
 - 0.15
 - 15
 - 20X 0.5
 - 0.3
 - 0.926±0.1
 - (0.123)
 - 20
 - 16
 - 21
 - 5
 - 16X 0.45
 - 2X 1.8
 - PKG
- Feature Callouts:**
 - 0.08 C
 - 0.1 (M) C B A
 - 0.05 (M) C

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X




SOLDER MASK DETAILS

4224338 / B 07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.1 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 SCALE: 20X

4224338 / B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司