- No Frequency Compensation Required
- Low Power Consumption
- Short-Circuit Protection
- Offset-Voltage Null Capability
- Wide Common-Mode and Differential Voltage Ranges
- No Latch-Up
- Designed to Be Interchangeable With Fairchild μA747C and μA747M


# description

The uA747 is a dual general-purpose operational amplifier featuring offset-voltage null capability. Each half is electrically similar to uA741.


The high common-mode input voltage range and the absence of latch-up make this amplifier ideal for voltage-follower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low-value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 2.

The uA747C is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C; the uA747M is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.


## symbol (each amplifier)



# D, J, N, OR W PACKAGE (TOP VIEW)



# uA747m ... FK PACKAGE



NC - No internal connection


 $^\dagger$  The two positive supply terminals (1 V<sub>CC +</sub> and 2 V<sub>CC +</sub>) are connected together internally.

#### **AVAILABLE OPTIONS**

	V. May		20-PIN			
TA	V <sub>IO</sub> Max AT 25°C	SMALL OUTLINE (D)	CERAMIC DIP (J)	PLASTIC DIP (N)	FLAT PACK (W)	CHIP CARRIER (FK)
0°C						
to 70°C	6 mV	uA747CD	_	uA747CN	_	_
–55°C						
to 125°C	5 mV	_	uA747MJ	_	uA747MW	uA747MFK

The D package is available taped and reeled. Add the suffix R to the device type, (i.e., uA747CDR).

# schematic (each amplifier)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		uA747C	uA747M	UNIT	
Supply voltage, V <sub>CC+</sub> (see Note 1)	18	22	V		
Supply voltage, V <sub>CC</sub> (see Note 1)		-18	-22	V	
Differential input voltage (see Note 2)		±30	±30	V	
Input voltage any input (see Notes 1 and 3)		±15	±15	V	
Voltage between any offset null terminal (N1/N2) and V <sub>CC</sub> _		±0.5	±0.5	V	
Duration of output short circuit (see Note 4)		unlimited	unlimited		
Continuous total dissipation		See Dissipation Rating Table			
Operating free-air temperature range		0 to 70	-55 to 125	°C	
Storage temperature range		-65 to 150	-65 to 150	°C	
Case temperature for 60 seconds		260	°C		
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds		300	°C		
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260		°C		

- NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between  $V_{CC}$  + and  $V_{CC}$  -.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
  - 4. The output may be shorted to ground or either power supply. For the uA747M only, the unlimited duration of the short circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T <sub>A</sub>	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	800 mW	7.6 mW/°C	45°C	608 mW	_
FK	800 mW	11.0 mW/°C	77°C	800 mW	275 mW
J	800 mW	11.0 mW/°C	77°C	800 mW	275 mW
N	800 mW	9.2 mW/°C	63°C	736 mW	_
W	800 mW	8.0 mW/°C	50°C	640 mW	200 mW



SLOS009A - D971, FEBRUARY 1971 - REVISED OCTOBER 1990

# electrical characteristics at specified free-air temperature, $V_{\mbox{CC}\pm}$ = $\pm 15~\mbox{V}$

	DADAMETED		T. T	ι	uA747C			uA747M			
	PARAMETER	TEST CONDITIONS†	T <sub>A</sub> ‡	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
V	Innut offset valtage	V- 0	25°C		1	6		1	5	mV	
V <sub>IO</sub>	Input offset voltage	V <sub>O</sub> = 0	Full range			7.5			6	mv	
ΔVIO(adj)	Offset voltage adjust range		25°C		±15			±15		mV	
	lanut effect coment		25°C		20	200		20	200		
lio	Input offset current		Full range			300			500	nA	
1	Innut high current		25°C		80	500		80	500	Λ	
IB	Input bias current		Full range			800			1500	nA	
V	Common-mode		25°C	±12	±13		±12	±13		V	
VICR	input voltage range		Full range	±12			±12			V	
		R <sub>L</sub> = 10 kΩ	25°C	24	28		24	28			
V <sub>O(PP)</sub>	Maximum peak-to-peak	$R_L \ge 10 \text{ k}\Omega$	Full range	24			24			.,	
	output voltage swing	R <sub>L</sub> = 2 kΩ	25°C	20	26		20	26		V	
		$R_L \ge 2 k\Omega$	Full range	20			20				
	Large-signal differential	$R_L \ge 2 k\Omega$ ,	25°C	25	200		50	200		\//\/	
$A_{VD}$	voltage amplification	$V_0 = \pm 10 \text{ V}$	Full range	15			25			V/mV	
rį	Input resistance		25°C	0.3	2		0.3*	2		MΩ	
r <sub>o</sub>	Output resistance	See Note 5	25°C		75			75		Ω	
Ci	Input capacitance		25°C		1.4			1.4		pF	
CMRR	Common-mode	Vi Vi	25°C	70	90		70	90		4D	
CIVIKK	rejection ratio	V <sub>IC</sub> = V <sub>ICR</sub>	Full range	70			70			dB	
ksvs	Supply-voltage sensitivity	V <sub>CC</sub> = ± 9 V to ± 15 V	25°C		30	150		30	150	μV/V	
373	(ΔV <sub>IO</sub> / ΔV <sub>CC</sub> )		Full range			150			150	μ.,.	
IOS	Short-circuit output current		25°C		±25	±40		±25	±40	mA	
	Supply current	No lood	25°C		1.7	2.8		1.7	2.8		
Icc	(each amplifier)	No load	Full range			3.3			3.3	mA	
D-	Power dissipation	No load Va O	25°C		50	85		50	85	\A/	
PD	(each amplifier)	No load, $V_O = 0$	Full range			100			100	mW	
V <sub>01</sub> /V <sub>02</sub>	Channel separation		25°C		120			120	0	dB	

<sup>†</sup> All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified.

# operating characteristics, V<sub>CC $\pm$ </sub> = $\pm$ 15 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Rise time	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		0.3		μs
	Overshoot factor	$V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega, C_L = 100 \text{ pF, See Figure 1}$		5%		
SR	Slew rate at unity gain	$V_I = 10 \text{ mV}, R_L = 2 \text{ k}\Omega, C_L = 100 \text{ pF}, \text{ See Figure 1}$		0.5		V/μs



 $<sup>\</sup>ddagger$  Full range for uA747C is 0°C to 70°C and for uA747M is  $-55^{\circ}\text{C}$  to 125°C.

<sup>\*</sup>On products compliant to MIL-STD-883, Class B, this parameter is not production tested.

NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

SLOS009A - D971, FEBRUARY 1971 - REVISED OCTOBER 1990

# PARAMETER MEASUREMENT INFORMATION




Figure 1. Rise Time, Overshoot, and Slew Rate

# **APPLICATION INFORMATION**




Figure 2. Input Offset Voltage Null Circuit

# TYPICAL CHARACTERISTICS<sup>†</sup>

# INPUT OFFSET CURRENT vs




Figure 3

# INPUT BIAS CURRENT

#### vs FREE-AIR TEMPERATURE




Figure 4

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature range of the particular devices.



#### TYPICAL CHARACTERISTICS

4

100





Figure 5






Figure 7

# **OUTPUT VOLTAGE FREQUENCY** 40 VO(PP) - Maximum Peak-to-Peak Output Voltage - V V<sub>CC±</sub> = ± 15 V 36 $R_L = 10 \text{ k}\Omega$ $T_A = 25^{\circ}\text{C}$ 32 28 24 20 16 12 8

**MAXIMUM PEAK-TO-PEAK** 

Figure 6

## **OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION**

10 k

f - Frequency - Hz

100 k

1 M






Figure 8

# TYPICAL CHARACTERISTICS







# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
UA747CN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UA747CN	Samples
UA747CNE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UA747CN	Samples
UA747CNE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UA747CN	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated