

AMC1300 精密、 $\pm 250\text{mV}$ 输入、增强型隔离放大器

1 特性

- $\pm 250\text{mV}$ 输入电压范围，针对使用分流电阻器测量电流进行了优化
- 低失调电压误差和温漂：
 - AMC1300B: $\pm 0.2\text{mV}$ (最大值), $\pm 3\mu\text{V}/^\circ\text{C}$ (最大值)
 - AMC1300: $\pm 2\text{mV}$ (最大值), $\pm 4\mu\text{V}/^\circ\text{C}$ (最大值)
- 固定增益: 8.2
- 超低增益误差和温漂：
 - AMC1300B: $\pm 0.3\%$ (最大值), $\pm 50\text{ppm}/^\circ\text{C}$ (最大值)
 - AMC1300: $\pm 1\%$ (最大值), $\pm 50\text{ppm}/^\circ\text{C}$ (典型值)
- 低非线性度和温漂: 0.03%, 1 ppm/ $^\circ\text{C}$ (典型值)
- 高侧 3.3V 工作电压 (AMC1300B)
- 系统级诊断功能
- 安全相关认证：
 - 符合 DIN VDE V 0884-11: 2017-01 标准的 7071V_{PK} 增强型隔离
 - 符合 UL1577 标准且长达 1 分钟的 5000V_{RMS} 隔离
- AMC1300B 具有高 CMTI: 140kV/ μs (典型值)

2 应用

- 基于分流电阻器的电流感应，可用于：
 - 电机驱动器
 - 变频器
 - 不间断电源

3 说明

AMC1300 是一款隔离式精密放大器，此放大器的输出与输入电路由抗电磁干扰性能极强的隔离栅隔开。根据 VDE V 0884-11 和 UL1577 标准，该隔离栅经认证可提供高达 5kV_{RMS} 的增强型电隔离。与隔离式电源结合使用时，该隔离放大器可以以不同共模电压电平运行的系统的各器件隔开，并防止较低电压器件损坏。

AMC1300 的输入经过优化，可直接连接至分流电阻器或其他低电压电平信号源。该器件性能出色，支持精确电流控制，从而可降低系统级功耗，尤其是在。

AMC1300 的集成共模过压和高侧电源电压缺失检测器件 AMC1300 的集成共模过压和高侧电源电压缺失检测功能可简化系统级设计和诊断。


AMC1300 提供两种性能级别选项：AMC1300B 和 AMC1300，两者的额定扩展工业温度范围分别为 -55°C 至 $+125^\circ\text{C}$ 和 -40°C 至 $+125^\circ\text{C}$ 。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
AMC1300	SOIC (8)	5.85mm × 7.50mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品目录。

简化原理图



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

目录

1	特性	1
2	应用	1
3	说明	1
4	修订历史记录	2
5	器件比较表	3
6	Pin Configuration and Functions	4
7	Specifications	5
7.1	Absolute Maximum Ratings	5
7.2	ESD Ratings	5
7.3	Recommended Operating Conditions	5
7.4	Thermal Information	6
7.5	Power Ratings	6
7.6	Insulation Specifications	7
7.7	Safety-Related Certifications	8
7.8	Safety Limiting Values	8
7.9	Electrical Characteristics	9
7.10	Switching Characteristics	11
7.11	Insulation Characteristics Curves	12
7.12	Typical Characteristics	13
8	Detailed Description	20
8.1	Overview	20
8.2	Functional Block Diagram	20
8.3	Feature Description	20
8.4	Device Functional Modes	22
9	Application and Implementation	23
9.1	Application Information	23
9.2	Typical Application	23
9.3	What to Do and What Not to Do	25
10	Power Supply Recommendations	26
11	Layout	27
11.1	Layout Guidelines	27
11.2	Layout Example	27
12	器件和文档支持	28
12.1	文档支持	28
12.2	接收文档更新通知	28
12.3	社区资源	28
12.4	商标	28
12.5	静电放电警告	28
12.6	Glossary	28
13	机械、封装和可订购信息	29

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (June 2018) to Revision B

Page

• 已更改 将 DIN V VDE V 更改为 DIN VDE V (位于安全相关认证“特性”项目符号	1
• Changed CLR and CPG parameter values from 9 mm to 8.5 mm in Insulation Specifications table	7
• Changed Insulation Specifications table per ISO standard	7
• Changed Safety-Related Certification table per ISO standard	8
• Changed P_S equation details in Safety Limiting Values table	8
• 已添加 Input Offset Voltage vs Temperature figure	13
• 已添加 Common-Mode Rejection Ratio vs Input Frequency figure	14
• 已添加 Gain Error vs Temperature figure	15
• 已添加 Gain Error Drift Histogram figure	15
• 已更改 Do's and Don'ts section title to What to Do and What Not to Do	25

Changes from Original (May 2018) to Revision A


Page

• 已更改 Reinforced Isolation Capacitor Lifetime Projection figure	12
---	----

5 器件比较表

参数	AMC1300B	AMC1300
高侧电源电压, VDD1	3.0V 至 5.5V	4.5V 至 5.5V
额定环境温度, TA	-55°C 至 +125°C	-40°C 至 125°C
输入偏移电压, V _{OS}	4.5V ≤ VDD1 ≤ 5.5V	±0.2mV
	3.0V ≤ VDD1 ≤ 4.5V	不适用
输入温漂 TCV _{OS}	±3µV/°C (最大值)	±4µV/°C (最大值)
增益误差, E _G	±0.3%	±1%
增益误差漂移, TCE _G	±15ppm/°C (典型值), ±50ppm/°C (最大值)	±50ppm/°C (典型值)
共模瞬态抗扰度, CMTI	75kV/µs (最小值), 140kV/µs (典型值)	15kV/µs (最小值), 30kV/µs (典型值)
输出带宽, BW	250kHz (最小值), 310kHz (典型值)	170kHz (最小值), 230kHz (典型值)
INP、INN 至 OUTP、OUTN 信号延迟 (50% – 90%)	3µs (最大值)	3.4µs (最大值)

6 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	VDD1	—	High-side power supply, 3.0 V to 5.5 V for the AMC1300B (4.5 V to 5.5 V for the AMC1300), relative to GND1. See the Power Supply Recommendations section for power-supply decoupling recommendations.
2	INP	I	Noninverting analog input
3	INN	I	Inverting analog input
4	GND1	—	High-side analog ground
5	GND2	—	Low-side analog ground
6	OUTN	O	Inverting analog output
7	OUTP	O	Noninverting analog output
8	VDD2	—	Low-side power supply, 3.0 V to 5.5 V. See the Power Supply Recommendations section for power-supply decoupling recommendations.

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	VDD1 to GND1	-0.3	6.5	V
	VDD2 to GND2	-0.3	6.5	
Input voltage	INP, INN	GND1 – 6	VDD1 + 0.5	V
Output voltage	OUTP, OUTN	GND2 – 0.5	VDD2 + 0.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
V _{Clipping}	High-side power supply	VDD1 to GND1, AMC1300	4.5	5	5.5	V
		VDD1 to GND1, AMC1300B	3.0	5	5.5	
	Low-side power supply	VDD2 to GND2	3.0	3.3	5.5	V
ANALOG INPUTS						
V _{Clipping}	Differential input voltage before clipping output	V _{IN} = V _{INP} – V _{INN}		±320		mV
V _{FSR}	Specified linear differential input full-scale	V _{IN} = V _{INP} – V _{INN}	-250		250	mV
	Absolute common-mode input voltage ⁽¹⁾	(V _{INP} + V _{INN}) / 2 to GND1	-2		VDD1	V
V _{CM}	Operating common-mode input voltage	(V _{INP} + V _{INN}) / 2 to GND1	-0.16		VDD1 – 2.1	V
TEMPERATURE RANGE						
T _A	Specified ambient temperature	AMC1300	-40		125	°C
		AMC1300B	-55		125	

- (1) Steady-state voltage supported by the device in case of a system failure. See the specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the *Absolute Maximum Ratings* table.

7.4 Thermal Information

THERMAL METRIC⁽¹⁾		AMC1300X	UNIT
		DWV (SOIC)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	85.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	26.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	43.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	4.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	41.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation (both sides)	VDD1 = VDD2 = 5.5 V	98.45	mW
		VDD1 = VDD2 = 3.6 V, AMC1300B only	56.52	
P _{D1}	Maximum power dissipation (high-side supply)	VDD1 = 5.5 V	53.90	mW
		VDD1 = 3.6 V, AMC1300B only	30.60	
P _{D2}	Maximum power dissipation (low-side supply)	VDD2 = 5.5 V	44.55	mW
		VDD2 = 3.6 V	25.92	

7.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT	
GENERAL					
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm	
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm	
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation (2 × 0.0105 mm)	≥ 0.021	mm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V	
	Material group	According to IEC 60664-1	I		
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	I-IV		
		Rated mains voltage ≤ 600 V _{RMS}	I-IV		
		Rated mains voltage ≤ 1000 V _{RMS}	I-III		
DIN VDE V 0884-11 (VDE V 0884-11): 2017-01⁽²⁾					
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	2121	V _{PK}	
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave); see 图 4	1500	V _{RMS}	
		At DC voltage	2121	V _{DC}	
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification test)	7071	V _{PK}	
		V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	8485		
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50-μs waveform, V _{TEST} = 1.6 × V _{IOSM} = 12800 V _{PK} (qualification)	8000	V _{PK}	
q _{pd}	Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroup 2 / 3, V _{ini} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.2 × V _{IORM} = 2545 V _{PK} , t _m = 10 s	≤ 5	pC	
		Method a, after environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.6 × V _{IORM} = 3394 V _{PK} , t _m = 10 s	≤ 5		
		Method b1, at routine test (100% production) and preconditioning (type test), V _{ini} = V _{IOTM} , t _{ini} = 1 s, V _{pd(m)} = 1.875 × V _{IORM} = 3977 V _{PK} , t _m = 1 s	≤ 5		
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~1	pF	
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω	
		V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹		
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹		
Pollution degree			2		
Climatic category			55/125/2 1		
UL1577					
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} = 5000 V _{RMS} or 7000 V _{DC} , t = 60 s (qualification), V _{TEST} = 1.2 × V _{ISO} = 6000 V _{RMS} , t = 1 s (100% production test)	5000	V _{RMS}	

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for safe *electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.

7.7 Safety-Related Certifications

VDE	UL
Certified according to DIN VDE V 0884-11 (VDE V 0884-11): 2017-01, DIN EN 62368-1: 2016-05, EN 62368-1: 2014, and IEC 62368-1: 2014	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	Safety input, output, or supply current	$R_{\theta JA} = 85.4^{\circ}\text{C}/\text{W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$, $VDD1 = VDD2 = 5.5 \text{ V}$, see 图 2			266	mA
		$R_{\theta JA} = 85.4^{\circ}\text{C}/\text{W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$, $VDD1 = VDD2 = 3.6 \text{ V}$, AMC1300B only, see 图 2			406	
P_S	Safety input, output, or total power ⁽¹⁾	$R_{\theta JA} = 85.4^{\circ}\text{C}/\text{W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$, see 图 3			1463	mW
T_S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S . These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, $R_{\theta JA}$, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P, \text{ where } P \text{ is the power dissipated in the device.}$$

$$T_{J(\max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(\max)} \text{ is the maximum junction temperature.}$$

$$P_S = I_S \times VDD1_{\max} + I_S \times VDD2_{\max}, \text{ where } VDD1_{\max} \text{ is the maximum high-side supply voltage and } VDD2_{\max} \text{ is the maximum low-side supply voltage.}$$

7.9 Electrical Characteristics

minimum and maximum specifications of the AMC1300 apply from $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $VDD1 = 4.5\text{ V}$ to 5.5 V , $VDD2 = 3.0\text{ V}$ to 5.5 V , $\text{INP} = -250\text{ mV}$ to $+250\text{ mV}$, and $\text{INN} = \text{GND1} = 0\text{ V}$; minimum and maximum specifications of the AMC1300B apply from $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $VDD1 = 3.0\text{ V}$ to 5.5 V , $VDD2 = 3.0\text{ V}$ to 5.5 V , $\text{INP} = -250\text{ mV}$ to $+250\text{ mV}$, and $\text{INN} = \text{GND1} = 0\text{ V}$; typical specifications are at $T_A = 25^\circ\text{C}$, $VDD1 = 5\text{ V}$, and $VDD2 = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
V_{CMov}	Common-mode overvoltage detection level		$VDD1 - 2$		V	
	Hysteresis of common-mode overvoltage detection level		95		mV	
V_{os}	Input offset voltage ⁽¹⁾	AMC1300, initial, at $T_A = 25^\circ\text{C}$, $V_{INP} = V_{INN} = \text{GND1}$	-2	± 0.01	2	mV
		AMC1300B, initial, at $T_A = 25^\circ\text{C}$, $V_{INP} = V_{INN} = \text{GND1}$	-0.2	± 0.01	0.2	
TCV_{os}	Input offset drift ⁽¹⁾	AMC1300	-4	± 1.3	4	$\mu\text{V}/^\circ\text{C}$
		AMC1300B	-3	± 1	3	
$CMRR$	Common-mode rejection ratio	$f_{IN} = 0\text{ Hz}$, $V_{CM\ min} \leq V_{CM} \leq V_{CM\ max}$	-100		dB	
		$f_{IN} = 10\text{ kHz}$, $V_{CM\ min} \leq V_{CM} \leq V_{CM\ max}$	-98			
C_{IN}	Single-ended input capacitance	$\text{INN} = \text{GND1}$, $f_{IN} = 275\text{ kHz}$	2		pF	
C_{IND}	Differential input capacitance	$f_{IN} = 275\text{ kHz}$	1		pF	
R_{IN}	Single-ended input resistance	$\text{INN} = \text{GND1}$	19		$\text{k}\Omega$	
R_{IND}	Differential input resistance		22		$\text{k}\Omega$	
I_{IB}	Input bias current	$\text{INP} = \text{INN} = \text{GND1}$, $I_{IB} = (I_{IBP} + I_{IBN}) / 2$	-41	-30	-24	μA
TCI_{IB}	Input bias current drift		± 1		$\text{nA}/^\circ\text{C}$	
I_{IO}	Input offset current		± 5		nA	

(1) The typical value includes one sigma statistical variation.

Electrical Characteristics (continued)

minimum and maximum specifications of the AMC1300 apply from $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $\text{VDD1} = 4.5 \text{ V}$ to 5.5 V , $\text{VDD2} = 3.0 \text{ V}$ to 5.5 V , $\text{INP} = -250 \text{ mV}$ to $+250 \text{ mV}$, and $\text{INN} = \text{GND1} = 0 \text{ V}$; minimum and maximum specifications of the AMC1300B apply from $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $\text{VDD1} = 3.0 \text{ V}$ to 5.5 V , $\text{VDD2} = 3.0 \text{ V}$ to 5.5 V , $\text{INP} = -250 \text{ mV}$ to $+250 \text{ mV}$, and $\text{INN} = \text{GND1} = 0 \text{ V}$; typical specifications are at $T_A = 25^\circ\text{C}$, $\text{VDD1} = 5 \text{ V}$, and $\text{VDD2} = 3.3 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG OUTPUT					
Nominal gain			8.2		V/V
E_G	Gain error ⁽¹⁾	AMC1300, initial, at $T_A = 25^\circ\text{C}$	-1%	0.4%	1%
		AMC1300B, initial, at $T_A = 25^\circ\text{C}$	-0.3%	$\pm 0.05\%$	0.3%
TCE_G	Gain error drift ⁽¹⁾	AMC1300		± 50	ppm/ $^\circ\text{C}$
		AMC1300B	-50	± 15	
	Nonlinearity ⁽¹⁾		-0.03%	$\pm 0.01\%$	0.03%
	Nonlinearity drift			± 1	ppm/ $^\circ\text{C}$
THD	Total harmonic distortion	$V_{IN} = 0.5 \text{ V}$, $f_{IN} = 10 \text{ kHz}$, $BW = 100 \text{ kHz}$		-85	dB
	Output noise	$V_{INP} = V_{INN} = \text{GND1}$, $BW = 100 \text{ kHz}$		230	μVRMS
SNR	Signal-to-noise ratio	$V_{IN} = 0.5 \text{ V}$, $f_{IN} = 1 \text{ kHz}$, $BW = 10 \text{ kHz}$	80	85	dB
		$V_{IN} = 0.5 \text{ V}$, $f_{IN} = 10 \text{ kHz}$, $BW = 100 \text{ kHz}$		72	
PSRR	Power-supply rejection ratio ⁽²⁾	PSRR vs VDD1 , at DC		-103	dB
		PSRR vs VDD1 , 100-mV and 10-kHz ripple		-96	
		PSRR vs VDD2 , at DC		-106	
		PSRR vs VDD2 , 100-mV and 10-kHz ripple		-86	
V_{CMout}	Common-mode output voltage		1.39	1.44	1.49
$V_{FAILSAFE}$	Failsafe differential output voltage	$V_{CM} \geq V_{CMov}$ or VDD1 missing		-2.6	-2.5
BW	Output bandwidth	AMC1300	170	230	kHz
		AMC1300B	250	310	
R_{OUT}	Output resistance	On OUTP or OUTN		< 0.2	Ω
	Output short-circuit current			± 13	mA
CMTI	Common-mode transient immunity	$ \text{GND1} - \text{GND2} = 1 \text{ kV}$, AMC1300	15	30	$\text{kV}/\mu\text{s}$
		$ \text{GND1} - \text{GND2} = 1 \text{ kV}$, AMC1300B	75	140	
POWER SUPPLY					
VDD1_{UV}	VDD1 undervoltage detection threshold voltage	VDD1 falling	1.75	2.53	2.7
IDD1	High-side supply current	AMC1300B only, $3.0 \text{ V} \leq \text{VDD1} \leq 3.6 \text{ V}$		6.3	8.5
		$4.5 \text{ V} \leq \text{VDD1} \leq 5.5 \text{ V}$		7.2	9.8
IDD2	Low-side supply current	$3.0 \text{ V} \leq \text{VDD2} \leq 3.6 \text{ V}$		5.3	7.2
		$4.5 \text{ V} \leq \text{VDD2} \leq 5.5 \text{ V}$		5.9	8.1

(2) This parameter is output referred.

7.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_r	Rise time of OUTP, OUTN		1.3		μs
t_f	Fall time of OUTP, OUTN		1.3		μs
	INP, INN to OUTP, OUTN signal delay (50% – 10%)	AMC1300, unfiltered output, see 图 1	1.5	2.2	μs
	INP, INN to OUTP, OUTN signal delay (50% – 50%)		1	1.5	
	INP, INN to OUTP, OUTN signal delay (50% – 90%)	AMC1300, unfiltered output, see 图 1	2	2.7	μs
	INP, INN to OUTP, OUTN signal delay (50% – 90%)	AMC1300B, unfiltered output, see 图 1	1.6	2.1	
	INP, INN to OUTP, OUTN signal delay (50% – 90%)	AMC1300, unfiltered output, see 图 1	2.7	3.4	μs
	INP, INN to OUTP, OUTN signal delay (50% – 90%)	AMC1300B, unfiltered output, see 图 1	2.5	3	
t_{AS}	Analog settling time	VDD1 step to 3.0 V with VDD2 \geq 3.0 V, to OUTP, OUTN valid, 0.1% settling	500		μs





图 1. Rise, Fall, and Delay Time Waveforms

7.11 Insulation Characteristics Curves



7.12 Typical Characteristics

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 5. Common-Mode Overvoltage Detection Level
vs High-Side Supply Voltage




图 6. Common-Mode Overvoltage Detection Level
vs Temperature




图 7. Input Offset Voltage Histogram




图 8. Input Offset Voltage vs Supply Voltage




图 9. Input Offset Voltage vs Temperature




图 10. Input Offset Voltage vs Temperature

Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 11. Input Offset Drift Histogram




图 12. Common-Mode Rejection Ratio vs Input Frequency




图 13. Common-Mode Rejection Ratio vs Temperature




图 14. Input Bias Current vs Common-Mode Input Voltage




图 15. Input Bias Current vs High-Side Supply Voltage




图 16. Input Bias Current vs Temperature

Typical Characteristics (接下页)

at $VDD1 = 5 \text{ V}$, $VDD2 = 3.3 \text{ V}$, $VINP = -250 \text{ mV}$ to 250 mV , $VINN = 0 \text{ V}$, and $f_{IN} = 10 \text{ kHz}$ (unless otherwise noted)




图 17. Gain Error Histogram




图 18. Gain Error vs Supply Voltage




图 19. Gain Error vs Temperature




图 20. Gain Error vs Temperature




图 21. Gain Error Drift Histogram





图 22. Normalized Gain vs Input Frequency

Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)



Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 29. Total Harmonic Distortion vs Temperature




图 30. Input-Referred Noise Density vs Frequency




图 31. Signal-to-Noise Ratio vs Input Voltage




图 32. Signal-to-Noise Ratio vs Supply Voltage




图 33. Signal-to-Noise Ratio vs Temperature





图 34. Power-Supply Rejection Ratio
vs Ripple Frequency

Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)



**图 35. Output Common-Mode Voltage
vs Low-Side Supply Voltage**




图 36. Output Common-Mode Voltage vs Temperature




图 37. Output Bandwidth vs Low-Side Supply Voltage






图 38. Output Bandwidth vs Temperature



3 V ≤ VDD1 < 4.5 V for AMC1300B only

图 39. Supply Current vs Supply Voltage



-55°C ≤ T_A < -40°C for AMC1300B only

图 40. Supply Current vs Temperature

Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 41. Output Rise and Fall Time vs Low-Side Supply




图 42. Output Rise and Fall Time vs Temperature




图 43. V_{IN} to V_{OUT} Signal Delay vs Low-Side Supply Voltage




图 44. V_{IN} to V_{OUT} Signal Delay vs Low-Side Supply Voltage




图 45. V_{IN} to V_{OUT} Signal Delay vs Temperature




图 46. V_{IN} to V_{OUT} Signal Delay vs Temperature


8 Detailed Description

8.1 Overview

The AMC1300 is a fully-differential, precision, isolated amplifier. The input stage of the device consists of a fully-differential amplifier that drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator uses the internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (called TX in the *Functional Block Diagram*) transfer the output of the modulator across the isolation barrier that separates the high-side and low-side voltage domains. The received bitstream and clock are synchronized and processed, as shown in the *Functional Block Diagram*, by a fourth-order analog filter on the low-side and presented as a differential output of the device.

The SiO₂-based, double-capacitive isolation barrier supports a high level of magnetic field immunity, as described in *ISO72x Digital Isolator Magnetic-Field Immunity*. The digital modulation used in the AMC1300 and the isolation barrier characteristics result in high reliability and common-mode transient immunity.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Analog Input

The differential amplifier input stage of the AMC1300 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 with a differential input impedance of 22 k Ω . The modulator converts the analog signal into a bitstream that is transferred over the isolation barrier, as described in the *Isolation Channel Signal Transmission* section.

There are two restrictions on the analog input signals (V_{INP} and V_{INN}). First, if the input voltage exceeds the range $GND1 - 6\text{ V}$ to $VDD1 + 0.5\text{ V}$, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (FSR) and within the specified common-mode input voltage range.

Feature Description (接下页)

8.3.2 Isolation Channel Signal Transmission

The AMC1300 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the SiO_2 -based isolation barrier. As shown in [图 47](#), the transmitter modulates the bitstream at TX IN with an internally-generated, high-frequency carrier across the isolation barrier to represent a digital one and does not send a signal to represent the digital zero. The nominal frequency of the carrier used inside the AMC1300 is 480 MHz.

The receiver demodulates the signal after advanced signal conditioning and produces the output. The AMC1300 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions caused by the high-frequency carrier and IO buffer switching.




图 47. Block Diagram of an Isolation Channel

[图 48](#) shows the concept of the OOK scheme.




图 48. OOK-Based Modulation Scheme


Feature Description (接下页)

8.3.3 Fail-Safe Output

The AMC1300 offers a fail-safe output that simplifies diagnostics on a system level. The fail-safe output is active in two cases:

- When the high-side supply VDD1 of the AMC1300 is missing, or
- When the common-mode input voltage, that is $V_{CM} = (V_{INP} + V_{INN}) / 2$, exceeds the minimum common-mode overvoltage detection level V_{CMov} of VDD1 – 2 V.

图 49 和 图 50 show the fail-safe output of the AMC1300 as a negative differential output voltage value that does not occur under normal device operation. Use the $V_{FAILSAFE}$ voltage specified in the *Electrical Characteristics* table as a reference value for the fail-safe detection on a system level.



8.4 Device Functional Modes

The AMC1300 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table in the [Specifications](#) section.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The low input voltage range, very low nonlinearity, and temperature drift make the AMC1300 a high-performance solution for industrial applications where shunt-based current sensing with high common-mode voltage levels is required.

9.2 Typical Application

Isolated amplifiers are widely used in frequency inverters, which are critical parts of industrial motor drives, photovoltaic inverters, uninterruptible power supplies, and other industrial applications. The input structure of the AMC1300 is optimized for use with low-value shunt resistors in current sensing applications.

图 51 depicts a typical operation of the AMC1300 for current sensing in a frequency inverter application. Phase current measurement is accomplished through the shunt resistors, R_{SHUNT} (in this case, a two-pin shunt). The differential input and the high common-mode transient immunity of the AMC1300 ensure reliable and accurate operation even in high-noise environments (such as the power stage of the motor drive). The high-impedance input and wide input voltage range make the [AMC1311](#) suitable for DC bus voltage sensing.




图 51. Using the AMC1300 for Current Sensing in Frequency Inverters

Typical Application (接下页)

9.2.1 Design Requirements

表 1 lists the parameters for this typical application.

表 1. Design Requirements

PARAMETER	VALUE
High-side supply voltage	3.3 V or 5 V
Low-side supply voltage	3.3 V or 5 V
Voltage drop across the shunt for a linear response	$\pm 250 \text{ mV}$ (maximum)
Signal delay (50% VIN to 90% OUTP, OUTN)	3 μs (maximum)

9.2.2 Detailed Design Procedure

The high-side power supply (VDD1) for the AMC1300 is derived from the power supply of the upper gate driver. Further details are provided in the [Power Supply Recommendations](#) section.

The floating ground reference (GND1) is derived from one of the ends of the shunt resistor that is connected to the negative input of the AMC1300 (INN). If a four-pin shunt is used, the inputs of the AMC1300 device are connected to the inner leads and GND1 is connected to one of the outer shunt leads.

Use Ohm's Law to calculate the voltage drop across the shunt resistor (V_{SHUNT}) for the desired measured current: $V_{\text{SHUNT}} = I \times R_{\text{SHUNT}}$.

Consider the following two restrictions to choose the proper value of the shunt resistor R_{SHUNT} :

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range: $V_{\text{SHUNT}} \leq \pm 250 \text{ mV}$
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output: $V_{\text{SHUNT}} \leq V_{\text{Clipping}}$

For systems using single-ended input ADCs, 图 52 shows an example of a [TLV6001](#)-based signal conversion and filter circuit as used on the [AMC1311EVM](#). Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance.




图 52. Connecting the AMC1300 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see the [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise](#) and [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power](#) reference guides, available for download at www.ti.com.

9.2.3 Application Curves

In frequency inverter applications, the power switches must be protected in case of an overcurrent condition. To allow for fast powering off of the system, a low delay caused by the isolated amplifier is required. 图 53 shows the typical full-scale step response of the AMC1300. Consider the delay of the required window comparator and the micro control unit (MCU) to calculate the overall response time of the system.



图 53. Step Response of the AMC1300

The high linearity and low temperature drift of offset and gain errors of the AMC1300, as shown in 图 54, allow design of motor drives with low torque ripple.




图 54. Typical Nonlinearity of the AMC1300

9.3 What to Do and What Not to Do

Do not leave the inputs of the AMC1300 unconnected (floating) when the device is powered up. If both device inputs are left floating, the input bias current drives these inputs to the output common-mode of the analog front-end of approximately 2 V. If the high-side supply voltage VDD1 is below 4 V, the internal common-mode overvoltage detector turns on and the output functions as described in the *Fail-Safe Output* section, which may lead to an undesired reaction on the system level.

10 Power Supply Recommendations

In a typical frequency inverter application, the high-side power supply (VDD1) for the device is directly derived from the floating power supply of the upper gate driver. For lowest system-level cost, a Zener diode can be used to limit the voltage to 5 V or 3.3 V (for the AMC1300B only) $\pm 10\%$. Alternatively, a low-cost low-dropout (LDO) regulator (for example, the LM317-N) may be used to minimize noise on the power supply. TI recommends a low-ESR decoupling capacitor of 0.1 μF to filter this power-supply path. Place this capacitor (C2 in [图 55](#)) as close as possible to the VDD1 pin of the AMC1300 for best performance. If better filtering is required, an additional 2.2- μF capacitor may be used. The floating ground reference (GND1) is derived from the end of the shunt resistor, which is connected to the negative input (INN) of the device. If a four-pin shunt is used, the device inputs are connected to the inner leads, and GND1 is connected to one of the outer leads of the shunt.

To decouple the low-side power supply on the controller side, use a 0.1- μF capacitor placed as close to the VDD2 pin of the AMC1300 as possible, followed by an additional capacitor from 1 μF to 10 μF .




图 55. Zener-Diode-Based, High-Side Power Supply

11 Layout

11.1 Layout Guidelines

图 56 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC1300 supply pins) and placement of the other components required by the device. For best performance, place the shunt resistor close to the INP and INN inputs of the AMC1300 and keep the layout of both connections symmetrical.

11.2 Layout Example




图 56. Recommended Layout of the AMC1300

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI), [《隔离相关术语》应用报告](#)
- 德州仪器 (TI), [《ADSxxx3 双通道、1MSPS、16/14/12 位、4x2 或 2x2 通道同步采样模数转换器》数据表](#)
- 德州仪器 (TI), [《半导体和 IC 封装热指标》应用报告](#)
- 德州仪器 (TI), [《ISO72x 数字隔离器磁场抗扰度》应用报告](#)
- 德州仪器 (TI), [《AMC1311x 高阻抗 2V 输入增强型隔离式放大器》数据表](#)
- 德州仪器 (TI), [《适用于成本敏感型系统的 TLV600x 低功耗、轨至轨输入/输出、1MHz 运算放大器》数据表](#)
- 德州仪器 (TI), [《AMC1311EVM》用户指南](#)
- 德州仪器 (TI), [《经优化可实现较低失真和噪声的 18 位、1MSPS 数据采集块 \(DAQ\)》参考指南](#)
- 德州仪器 (TI), [《经优化可实现较低功耗的 18 位、1MSPS 数据采集块 \(DAQ\)》参考指南](#)
- 德州仪器 (TI), [《LM117、LM317-N 宽温度范围三引脚可调稳压器》数据表](#)
- 德州仪器 (TI), [《SN6501 用于隔离式电源的变压器驱动器》数据表](#)
- 德州仪器 (TI), [《适用于三相逆变器的高带宽相电流和直流链路电压检测参考设计》](#)
- 德州仪器 (TI), [《采用具有内置死区时间插入功能的栅极驱动器的三相逆变器参考设计》](#)
- 德州仪器 (TI), [《采用具有 ±10V 测量范围的 16 位 SAR ADC 的高精度模拟前端参考设计》](#)
- 德州仪器 (TI), [《效率大于 93% 且适用于 UPS 的 2kW、48V 至 400V 隔离式双向直流/直流转换器参考设计》](#)
- 德州仪器 (TI), [《具有电流、电压和温度保护的增强型隔离式三相逆变器参考设计》](#)
- 德州仪器 (TI), [《带有增强型隔离放大器且基于分流器的峰值电流测量 \(200A\) 参考设计》](#)
- 德州仪器 (TI), [《采用 24 位 Δ-Σ ADC 的高精度 ±0.5% 电流和隔离式电压测量参考设计》](#)
- 德州仪器 (TI), [《使用隔离放大器且基于分流器的 200A 峰值电流测量参考设计》](#)

12.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

[TI E2ETM support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

12.6 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1300BDWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	AMC1300B	Samples
AMC1300BDWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	AMC1300B	Samples
AMC1300DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1300	Samples
AMC1300DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1300	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

PACKAGE OPTION ADDENDUM


10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1300BDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1300DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1300BDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1300DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0


PACKAGE OUTLINE

DWV0008A



SOIC - 2.8 mm max height

SOIC



4218796/A 09/2013

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

EXAMPLE BOARD LAYOUT



DWV0008A

SOIC - 2.8 mm max height

SOIC



LAND PATTERN EXAMPLE
9.1 mm NOMINAL CLEARANCE/CREEPAGE
SCALE:6X



SOLDER MASK DETAILS

4218796/A 09/2013

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DWV0008A

SOIC - 2.8 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4218796/A 09/2013

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司