

TAB

G(1)

 \cap

IPAK

Figure 1: Internal schematic diagram

D(2,TAB)

S(3)

STU12N60M2

N-channel 600 V, 0.395 Ω typ., 9 A MDmesh™ M2 Power MOSFET in an IPAK package

Datasheet - production data

ID

9 A

R_{DS(on)} max.

0.450 Ω

Ρτοτ

85 W



Extremely low gate charge

 V_{DS}

600 V

- Excellent output capacitance (COSS) profile •
- 100% avalanche tested •
- Zener-protected •

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh[™] M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

AM01475V1

Order code	Marking	Package	Packing
STU12N60M2	12N60M2	IPAK	Tube

DocID027901 Rev 1

www.st.com

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	IPAK (TO-251) Type A package information	9
5	Revisio	n history	11



1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
1-	Drain current (continuous) at $T_{case} = 25 \text{ °C}$	9	А
ID	Drain current (continuous) at T _{case} = 100 °C	5.7	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	36	А
P _{TOT}	Total dissipation at T _{case} = 25 °C	85	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	
T _{stg}	Storage temperature	-55 to 150	°C
Tj	Operating junction temperature	-55 10 150	C

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ I_{SD} ≤ 9 A, di/dt=400 A/µs; V_{DS(peak)} < V_{(BR)DSS}, V_{DD} = 80% V_{(BR)DSS}.

⁽³⁾ $V_{DS} \le 480 V.$

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R _{thj-case}	Thermal resistance junction-case	1.47	°C ///	
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W	

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR} ⁽¹⁾	Avalanche current, repetitive or not repetitive	2.6	А
E _{AR} ⁽²⁾	Single pulse avalanche energy	117	mJ

Notes:

 $^{\left(1\right) }$ Pulse width limited by $T_{jmax}.$

 $^{(2)}$ starting T_j = 25 °C, I_D = $I_{AR},\,V_{DD}$ = 50 V.



2 **Electrical characteristics**

(T_{case} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V$, $I_D = 1 mA$	600			V
	Zoro goto voltago droin	$V_{GS} = 0 V, V_{DS} = 600 V$			1	
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 600 V, T _{case} = 125 °C			100	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 25 V$			±10	μA
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 250 μ A	2	3	4	V
R _{DS(on)}	Static drain-source on- resistance	V_{GS} = 10 V, I_{D} = 4.5 A		0.395	0.450	Ω

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	538	-	
Coss	Output capacitance	$V_{DS} = 100 V$, f = 1 MHz,	-	29	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	1.1	-	Ρ.
C _{oss eq.} ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 to 480 V, V_{GS} = 0 V	-	106	-	рF
R _G	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 9 \text{ A},$	-	16	-	
Q _{gs}	Gate-source charge	V_{GS} = 10 V (see <i>Figure 15:</i>	-	2.3	-	nC
Q _{gd}	Gate-drain charge	"Gate charge test circuit")	-	8.5	-	

Table 6. Dynamic

Notes:

 $^{(1)}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 4.5 \text{ A}$	-	9.2	-	
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$ (see Figure 14: "Switching	-	9.2	-	
t _{d(off)}	Turn-off delay time	times test circuit for	-	5	-	ns
t _f	Fall time	resistive load" and Figure 19: "Switching time waveform")	-	18	-	



Electrical characteristics

Table 8: Source-drain diode Symbol December							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I _{SD}	Source-drain current		-		9	Α	
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		36	А	
V _{SD} ⁽²⁾	Forward on voltage	V_{GS} = 0 V, I_{SD} = 9 A	-		1.6	V	
t _{rr}	Reverse recovery time	$I_{SD} = 9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	284		ns	
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive	-	2.4		μC	
I _{RRM}	Reverse recovery current	load switching and diode recovery times")	-	17		A	
t _{rr}	Reverse recovery time	$I_{SD} = 9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	404		ns	
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see <i>Figure 16: "Test circuit</i>	-	3.5		μC	
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	-	17.5		А	

Notes:

 $^{\left(1\right)}$ Pulse width is limited by safe operating area.

⁽²⁾ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.













Electrical characteristics







57

DocID027901 Rev 1

3 Test circuits







57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 IPAK (TO-251) Type A package information

Figure 20: IPAK (TO-251) type A package outline





DocID027901 Rev 1

Package information

STU12N60M2

nformation					
Tal	ble 9: IPAK (TO-251) typ	e A package mechanical	data		
Dim.		mm			
Dim.	Min.	Тур.	Max.		
A	2.20		2.40		
A1	0.90		1.10		
b	0.64		0.90		
b2			0.95		
b4	5.20		5.40		
B5		0.30			
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
E	6.40		6.60		
е		2.28			
e1	4.40		4.60		
Н		16.10			
L	9.00		9.40		
L1	0.80		1.20		
L2		0.80	1.00		
V1		10°			

DocID027901 Rev 1



5 Revision history

Table 10: Document revision history

Date	Revision	Changes
22-May-2015	1	First release.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

