


## N-channel 600 V, 0.89 Ω typ., 4.5 A, MDmesh II Power MOSFET in a DPAK package

### Features



Type	V <sub>DS</sub>	R <sub>D(on)</sub> max.	I <sub>D</sub>
STD7LNM60N	600 V	0.99 Ω	4.5 A

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance



### Applications

- Switching applications

### Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.



#### Product status

**STD7LNM60N**

#### Product summary

<b>Order code</b>	STD7LNM60N
<b>Marking</b>	7LNM60N
<b>Package</b>	DPAK
<b>Packing</b>	Tape and reel

## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	600	V
V <sub>GS</sub>	Gate-source voltage	±25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	4.5	A
	Drain current (continuous) at T <sub>C</sub> = 100 °C	2.9	
I <sub>DM</sub> <sup>(1)</sup>	Drain current pulsed	18	A
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	45	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
T <sub>J</sub>	Operating junction temperature range	-55 to 150	°C
T <sub>stg</sub>	Storage temperature range		

1. Pulse width limited by safe operating area.
2. I<sub>SD</sub> ≤ 4.5 A, di/dt ≤ 400 A/μs, V<sub>DS</sub> peak ≤ V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 80% V<sub>(BR)DSS</sub>.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.78	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

1. When mounted on an 1-inch<sup>2</sup> FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>J</sub> max)	2	A
E <sub>AS</sub>	Single-pulse avalanche energy (starting T <sub>J</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	119	mJ

## 2 Electrical characteristics

( $T_C = 25^\circ\text{C}$  unless otherwise specified)

**Table 4. On-/off-states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
$I_{\text{DSS}}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$ $T_C = 125^\circ\text{C}$ <sup>(1)</sup>			100	$\mu\text{A}$
$I_{\text{GSS}}$	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			$\pm 100$	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$		0.89	0.99	$\Omega$

1. Defined by design, not subject to production test.

**Table 5. Dynamic characteristics**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	363	-	pF
$C_{oss}$	Output capacitance		-	24.6	-	pF
$C_{rss}$	Reverse transfer capacitance		-	1.1	-	pF
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 480 \text{ V}, V_{GS} = 0 \text{ V}$	-	130	-	pF
$R_g$	Intrinsic gate resistance	$f = 1 \text{ MHz}, \text{open drain}$	-	5.4	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 5 \text{ A}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 13. Test circuit for gate charge behavior)	-	14	-	nC
$Q_{gs}$	Gate-source charge		-	2.7	-	nC
$Q_{gd}$	Gate-drain charge		-	7.7	-	nC

1.  $C_{oss \text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 2.5 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	7.2	-	ns
$t_r$	Rise time		-	10.3	-	ns
$t_{d(off)}$	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	26.4	-	ns
$t_f$	Fall time		-	12.6	-	ns


**Table 7. Source-drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		4.5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		18	A
$V_{SD}^{(2)}$	Forward on-voltage	$I_{SD} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.3	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 5 \text{ A}, V_{DD} = 60 \text{ V},$ $di/dt = 100 \text{ A}/\mu\text{s}$	-	213		ns
$Q_{rr}$	Reverse recovery charge	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	1.5		$\mu\text{A}$
$I_{RRM}$	Reverse recovery current		-	14		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 5 \text{ A}, V_{DD} = 60 \text{ V},$ $di/dt = 100 \text{ A}/\mu\text{s}, T_J = 150 \text{ }^\circ\text{C}$	-	265		ns
$Q_{rr}$	Reverse recovery charge	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	1.8		$\mu\text{A}$
$I_{RRM}$	Reverse recovery current		-	14		A


1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**




**Figure 2. Thermal impedance**




**Figure 3. Output characteristics**




**Figure 4. Transfer characteristics**








**Figure 5. Gate charge vs gate-source voltage**




**Figure 6. Static drain-source on-resistance**



**Figure 7. Capacitance variations**

**Figure 8. Output capacitance stored energy**

**Figure 9. Normalized gate threshold voltage vs temperature**

**Figure 10. Normalized on-resistance vs temperature**

**Figure 11. Normalized V(BR)DSS vs temperature**



### 3 Test circuits

**Figure 12.** Test circuit for resistive load switching times




AM01468v1

**Figure 13.** Test circuit for gate charge behavior




AM01469v1

**Figure 14.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 15.** Unclamped inductive load test circuit




AM01471v1

**Figure 16.** Unclamped inductive waveform



AM01472v1

**Figure 17.** Switching time waveform




AM01473v1

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 DPAK (TO-252) type A package information


Figure 18. DPAK (TO-252) type A package outline



0068772\_A\_30

**Table 8. DPAK (TO-252) type A mechanical data**



Dim.	mm		
	Min.	Typ.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
e	2.159	2.286	2.413
e1	4.445	4.572	4.699
H	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

**Figure 19. DPAK (TO-252) type A recommended footprint (dimensions are in mm)**


FP\_0068772\_30

## 4.2 DPAK (TO-252) packing information

**Figure 20. DPAK (TO-252) tape outline**



AM08852v1

**Figure 21. DPAK (TO-252) reel outline**

AM06038v1

**Table 9. DPAK (TO-252) tape and reel mechanical data**

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	B	1.5	
B1		12.1	C	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	T		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty.		2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40				
T	0.25	0.35			
W	15.7	16.3			

## Revision history

**Table 10. Document revision history**

Date	Version	Changes
18-Sep-2020	1	First release.

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical caharcteristics (curves) .....	5
<b>3</b>	<b>Test circuits .....</b>	<b>7</b>
<b>4</b>	<b>Package information.....</b>	<b>8</b>
<b>4.1</b>	DPAK (TO-252) type A package information .....	8
<b>4.2</b>	DPAK (TO-252) packing information.....	11
	<b>Revision history .....</b>	<b>13</b>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved