STFH40N60M2



N-channel 600 V, 0.078 Ω typ., 34 A MDmeshTM M2 Power MOSFET in a TO-220FP wide creepage package

Datasheet - preliminary data



Order codes	V _{DS} @ T _{Jmax}	R _{DS(on)} max	ID
STFH40N60M2	650 V	0.088 Ω	34 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected
- Wide creepage distance of 4.25 mm between the pins

Applications

- Switching applications
- LLC converters, resonant converters

Description

This device is an N-channel Power MOSFET developed using MDmesh[™] M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

The TO-220FP wide creepage package provides increased surface insulation for Power MOSFETs to prevent failure due to arcing, which can occur in polluted environments.

TO-220FP wide creepage

Figure 1: Internal schematic diagram



Table 1: Device summary

Order codes	Marking	Package	Packaging
STFH40N60M2	40N60M2	TO-220FP wide creepage	Tube

June 2016

DocID029433 Rev 1

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP wide creepage package information	9
5	Revisio	n history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 25	V
ID	Drain current (continuous) at T _C = 25 °C	34(1)	А
lo	Drain current (continuous) at T _c = 100 °C	22 ⁽¹⁾	А
Idm ⁽²⁾	Drain current (pulsed)	136 ⁽¹⁾	А
Ртот	Total dissipation at $T_C = 25 \text{ °C}$	40	W
dv/dt (3)	Peak diode recovery voltage slope	15	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; TC = 25 °C)	2500	V
T _{stg}	Storage temperature range	55 to 150	°C
Tj	Operating junction temperature range	- 55 to 150	

Notes:

⁽¹⁾Limited by maximum junction temperature.

⁽²⁾Pulse width limited by safe operating area.

 $^{(3)}I_{SD} \leq$ 13 A, di/dt \leq 400 A/µs; V_DSpeak < V(BR)DSS, V_DD = 400 V $^{(4)}V_{DS} \leq$ 480 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	3.13	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax})$	6	А
Eas	Single pulse avalanche energy (starting T _j =25 °C, I _D = I _{AR} ; V _{DD} =50 V)	500	mJ



Electrical characteristics 2

(Tc = 25 °C unless otherwise specified)

	Table 5: On /off states					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V$, $I_D = 1 mA$	600			V
		$V_{GS} = 0 V, V_{DS} = 600 V$			1	μΑ
loss	Zero gate voltage drain current	$V_{GS} = 0 V,$ $V_{DS} = 600 V,$ $T_{C}=125 \ ^{\circ}C^{(1)}$			100	μA
Igss	Gate-body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 25 V$			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250 \; \mu \text{A}$	2	3	4	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS}=10~V,~I_{D}=17~A$		0.078	0.088	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

	Table 6: Dynamic					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	2500	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	117	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2.4	-	pF
Coss eq. ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 to 480 V, V_{GS} = 0 V	-	342	-	рF
Rg	Intrinsic gate resistance	f = 1 MHz, I _D =0 A	-	4.4	-	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, \text{ I}_{D} = 34 \text{ A},$	-	57	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	10	-	nC
Q _{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	25.5	-	nC

Notes:

 $^{(1)}$ _{Coss eq.} is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

		Table 7. Ownering times				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 34 A,	-	20.5	-	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	13.5	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	96.5	-	ns
tf	Fall time	and Figure 19: "Switching time waveform")	-	11	-	ns

Table 7: Switching times	Table	7: S	witc	hing	times
--------------------------	-------	------	------	------	-------



STFH40N60M2

Electrical characteristics

	Tal	ble 8: Source drain diode				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		-		34	А
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		136	А
Vsd ⁽³⁾	Forward on voltage	I _{SD} = 34 A, V _{GS} = 0 V	-		1.6	V
trr	Reverse recovery time	I _{SD} = 34 A, di/dt = 100 A/µs	-	440		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V	-	8.2		μC
Irrm	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	37		А
trr	Reverse recovery time	I _{SD} = 34 A, di/dt = 100 A/µs	-	568		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 ^{\circ}\text{C}$	-	11.5		μC
Irrm	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	40.5		А

Notes:

 $^{(1)}\mbox{The}$ value is rated according to $R_{\mbox{thj-case}}$ and limited by package.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

 $^{(3)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%









DocID029433 Rev 1

57

STFH40N60M2

57

Electrical characteristics







DocID029433 Rev 1

3 Test circuits







DocID029433 Rev 1



57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-220FP wide creepage package information



Figure 20: TO-220FP wide creepage package outline

DocID029433 Rev 1

Package information

STFH40N60M2

Max.
Max.
Max.
4.80
2.70
2.69
0.59
0.89
1.25
1.40
8.60
4.35
11.10
15.55
29.30
10.40
2.85
16.20
9.25
3.20



5 Revision history

Table 10: Document revision history

Date	Revision	Changes
08-Jun-2016	1	First release.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

