www.ti.com

SN74LVTH16245A-EP 3.3-V ABT 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS693G-APRIL 2003-REVISED OCTOBER 2006

FEATURES

- Controlled Baseline
 - One Assembly
 - One Test Site
 - One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Member of the Texas Instruments Widebus™
 Family
- State-of-the-Art Advanced BiCMOS
 Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

1DIR[1	48	10E
1B1	2	47] 1A1
1B2	3	46	1A2
GND[4	45	GND
1B3 [5	44	1A3
1B4 [6	43] 1A4
V _{cc} [7	42	V_{cc}
1B5 [8	41	1A5
1B6	9	40	1A6
GND[10	39	GND
1B7 [11	38] 1A7
1B8 [12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND[15	34	GND
2B3 [16	33	2A3
2B4 [17	32	2A4
V _{cc} [18	31	V_{cc}
2B5	19	30	2A5
2B6	20	29	2A6
GND[21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	2 <u>OE</u>

44

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCAS693G-APRIL 2003-REVISED OCTOBER 2006



DESCRIPTION/ORDERING INFORMATION

The SN74LVTH16245A is a 16-bit (dual-octal) noninverting 3-state transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the devices so that the buses effectively are isolated.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 V and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

GQL OR ZQL PACKAGE (TOP VIEW) 2 3 4 5 6 00000 000000В 00000 С 00000 D \bigcirc Ε F \bigcirc \bigcirc 00000 G 00000 00000 J 00000

TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CC}	V _{CC}	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			12A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	V _{CC}	V _{CC}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <u>0E</u>

(1) NC - no internal connection

ORDERING INFORMATION

T _A	PAC	KAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 40°C	SSOP - DL	Tape and reel	CLVTH16245AQDLREP	LH16245AEP
–40°C to 125°C	TSSOP - DGG	Tape and reel	CLVTH16245AQDGGREP	LH16245AEP
	TVSOP - DGV	Tape and reel	CLVTH16245AIDGVREP	LL245AEP
−40°C to 85°C	VFBGA – GQL		CLVTH16245AIGQLREP	
-40°C to 65°C	VFBGA – ZQL (Pb-free)	Tape and reel	CLVTH16245AIZQLREP	LL245AEP
–55°C to 125°C	SSOP - DL	Tape and reel	CLVTH16245AMDLREP	LH16245AEP

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




SCAS693G-APRIL 2003-REVISED OCTOBER 2006

FUNCTION TABLE (each 8-bit section)

INP	UTS	OPERATION
ŌΕ	DIR	
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)


			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
V_{I}	Input voltage range ⁽²⁾	-0.5	7	V	
Vo	Voltage range applied to any output in the high-impedan	ce or power-off state ⁽²⁾	-0.5	7	V
Vo	Voltage range applied to any output in the high state (2)		-0.5	V _{CC} + 0.5	V
	Compart into any system tip the law state	SN74LVTH16245A(Q/M)		96	A
IO	Current into any output in the low state	SN74LVTH16245AI		128	mA
	Compart into any system time that high state (3)	SN74LVTH16245A(Q/M)	4		A
IO	Current into any output in the high state (3)	SN74LVTH16245AI		64	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
		DGG package		70	
0	De alice me the arreal improved as a co (4)	DGV package		58	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	°C/VV
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 ⁽³⁾ This current flows only when the output is in the high state and V_O > V_{CC}.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVTH16245A-EP 3.3-V ABT 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS





Recommended Operating Conditions⁽¹⁾

			SN74LVTH1	6245AQ	SN74LVTH	16245AI	SN74LVTH1	6245AM	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2		2		2		V
V_{IL}	Low-level input voltage			0.8		0.8		0.8	V
VI	Input voltage			5.5		5.5		5.5	V
I _{OH}	High-level output current			-24		-32		-24	mA
I _{OL}	Low-level output current			24		64		24	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		200		μs/V
T _A	Operating free-air temperature		-40	125	-40	85	-55	125	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).



SCAS693G-APRIL 2003-REVISED OCTOBER 2006

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

DAI	DAMETER	TEST CO	NDITIONS	SN74L	LVTH16245AQ SN74LVTH16245AI SN74LVTH16245AM UNI		LIMIT						
PAR	RAMETER	TEST CC	NDITIONS	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}		$V_{CC} = 2.7 V,$	$I_I = -18 \text{ mA}$			-1.2			-1.2			-1.2	V
		$V_{CC} = 2.7 \text{ V to} \\ I_{OH} = -100 \mu\text{A}$	V _{CC} - 0.2			V _{CC} - 0.2			V _{CC} - 0.2				
V_{OH}		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			2.4			V
		V _{CC} = 3.3 V	$I_{OH} = -24 \text{ mA}$	2						2			
		VCC = 5.5 V	$I_{OH} = -32 \text{ mA}$				2						
		V _{CC} = 2.7 V	$I_{OL} = 100 \mu A$			0.2			0.2			0.2	
		VCC - 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5			0.5			0.5	
V_{OL}			I _{OL} = 16 mA			0.4			0.4			0.4	V
		$V_{CC} = 3 V$	$I_{OL} = 32 \text{ mA}$						0.5				
			$I_{OL} = 64 \text{ mA}$						0.55				
	Control inputs	$V_{CC} = 3.6 \text{ V},$ $V_{I} = V_{CC} \text{ or GN}$				±1			±1			±1	
I _I	Control inputs	$V_{CC} = 0 \text{ or } 3.6$ $V_{I} = 5.5 \text{ V}$	V,			10			10			10	μА
-1			V _I = 5.5 V			20			20			20	,
	A or B port ⁽²⁾	$V_{CC} = 3.6 \text{ V}$	$V_I = V_{CC}$			5			1		5		
			$V_I = 0$			– 5			-5			-5	
I _{off}		$V_{CC} = 0,$ V_{I} or $V_{O} = 0$ to	4.5 V						±100				μА
		V _{CC} = 3 V	$V_{I} = 0.8 \ V$	75			75			75			
I _{I(hold)} (3)	A or B port	V _{CC} = 3 V	V _I = 2 V	-75			-75			-75			μА
·i(noid)	7 C Z pon	$V_{CC} = 3.6 \text{ V},$ $V_{I} = 0 \text{ to } 3.6 \text{ V}$							500 -750				pa .
I _{OZPU}		$V_{CC} = 0 \text{ to } 1.5$ $V_{O} = 0.5 \text{ V to } 3$ $\overline{OE} = \text{don't care}$	3 V,			±100			±100			±100	μА
I _{OZPD}		$V_{CC} = 1.5 \text{ V to}$ $V_{O} = 0.5 \text{ V to } 3$ $\overline{OE} = \text{don't care}$	3 V,			±100			±100			±100	μА
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19			0.19	
I _{CC}		$I_{O} = 0$,	Outputs low			5			5	5		mA	
•00		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	0.19			
$\Delta I_{CC}^{(4)}$		V _{CC} = 3 V to 3. One input at V ₀ Other inputs at	$_{CC} - 0.6 \text{ V}$			0.2			0.2		0.2	mA	
C _i		$V_I = 3 \text{ V or } 0$			4			4			4		pF
C _{io}		$V_0 = 3 \text{ V or } 0$			10			10			10		pF

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) Unused pins at V_{CC} or GND

This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (3) another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN74LVTH16245A-EP 3.3-V ABT 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS693G-APRIL 2003-REVISED OCTOBER 2006



Switching Characteristics

over operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


			_		116245A 116245A	-						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ±0.3 V		V_{CC} = 2.7 V		V_{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	0.5	4.5		4.6	1.5	2.3	3.3		3.7	ns
t _{PHL}	AUID	5 01 A	0.5	4.4		3.9	1.3	2.1	3.3		3.5	
t _{PZH}	ŌĒ	A or B	0.5	6.5		6.6	1.5	2.8	4.5		5.3	ns
t _{PZL})L	AOIB	0.5	5.4		6.2	1.6	2.9	4.6		5.2	
t _{PHZ}	ŌĒ	A or B	1	6.8		7	2.3	3.7	5.1		5.5	ns
t _{PLZ}	OL	AUB	1	6.2		6.3	2.2	3.5	5.1		5.4	
t _{sk(o)}									0.5		0.5	ns

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.





PARAMETER MEASUREMENT INFORMATION



NOTES: A. C, includes probe and jig capacitance.

- B. Waveform1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 59 Ω , $t_i \leq$ 2.5 ns, $t_i \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
8V16245AMDLREPG4	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LVTH16245AEP	Samples
CLVTH16245AMDLREP	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LVTH16245AEP	Samples
CLVTH16245AQDGGREP	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH16245AEP	Samples
CLVTH16245AQDLREP	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH16245AEP	Samples
V62/04602-01XE	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH16245AEP	Samples
V62/04602-01YE	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH16245AEP	Samples
V62/04602-03XE	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LVTH16245AEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH16245A-EP:

Catalog: SN74LVTH16245A

Automotive: SN74LVTH16245A-Q1

Military: SN54LVTH16245A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2017

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are normal													
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
CLVTH16245AMDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1	
CLVTH16245AQDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1	
CLVTH16245AQDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1	

www.ti.com 11-Mar-2017



*All dimensions are nominal

7 til dillionorono aro morninar							
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH16245AMDLREP	SSOP	DL	48	1000	367.0	367.0	55.0
CLVTH16245AQDGGREP	TSSOP	DGG	48	2000	367.0	367.0	45.0
CLVTH16245AQDLREP	SSOP	DL	48	1000	367.0	367.0	55.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated