



# N-channel 600 V, 0.14 Ω typ., 20 A MDmesh™ M2 Power MOSFET in a D²PAK package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	Ртот
STB26N60M2	650 V	0.165 Ω	20 A	169 W

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STB26N60M2	26N60M2	D²PAK	Tape and reel

Contents STB26N60M2

## Contents

1	Electric	al ratings	3
		cal characteristics	
		Electrical characteristics (curves)	
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	D <sup>2</sup> PAK package information	9
	4.2	D <sup>2</sup> PAK packing information	12
5	Revisio	n history	14

STB26N60M2 Electrical ratings

## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate-source voltage	±25	V
l-	Drain current (continuous) at T <sub>case</sub> = 25 °C	20	۸
ID	Drain current (continuous) at T <sub>case</sub> = 100 °C	13	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	80	Α
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	169	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/IIS
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
Tj	T <sub>j</sub> Operating junction temperature range		C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.74	9000
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	30	°C/W

#### Notes:

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	3.8	Α
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	250	mJ

#### Notes:

<sup>&</sup>lt;sup>(1)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$   $I_{SD} \leq 20$  A, di/dt=400 A/µs;  $V_{DS(peak)} < V_{(BR)DSS}, \ V_{DD} = 80\% \ V_{(BR)DSS}.$ 

 $<sup>^{(3)}</sup>$  V<sub>DS</sub>  $\leq 480$  V.

 $<sup>^{(1)}</sup>$ When mounted on a 1-inch² FR-4, 2 Oz copper board.

 $<sup>^{(1)}</sup>$  Pulse width limited by  $T_{jmax}$ .

 $<sup>^{(2)}</sup>$  starting  $T_i = 25$  °C,  $I_D = I_{AR}$ ,  $V_{DD} = 50$  V.

Electrical characteristics STB26N60M2

## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zoro goto voltago drain	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		0.14	0.165	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
Ciss	Input capacitance		-	1360	ı	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	88	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2	ı	ρı
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	1	124	ı	pF
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4	ı	Ω
$Q_g$	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 20 \text{ A}, V_{GS} = 0$	-	34	-	
Qgs	Gate-source charge	to 10 V (see Figure 15: "Test circuit for gate charge	-	5.6	-	nC
$Q_{gd}$	Gate-drain charge	behavior")	-	16.3	-	

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$   $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

**Table 7: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 10 \text{ A R}_G = 4.7 \Omega,$	ı	20.2	ı	
tr	Rise time	V <sub>GS</sub> = 10 V (see <i>Figure 14: "Test</i>	-	8	-	
t <sub>d(off)</sub>	Turn-off delay time	circuit for resistive load switching times" and Figure 19: "Switching	-	66	-	ns
tf	Fall time	time waveform")	-	10	-	

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		1		20	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		1		80	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 20 A	ı		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 20 A, di/dt = 100 A/µs,		360		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load switching	1	5		μC
I <sub>RRM</sub>	Reverse recovery current	and diode recovery times")		27		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD}$ = 20 A, di/dt = 100 A/ $\mu$ s, $V_{DD}$ = 60 V, $T_j$ = 150 °C (see <i>Figure</i> 16: "Test circuit for inductive load	-	556		ns
Qrr	Reverse recovery charge		-	8		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")		29		А

#### Notes:

 $<sup>^{\</sup>left( 1\right) }$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)









Figure 4: Output characteristics GIPG210715MQ6WPOCH **I**<sub>D</sub> (Α)  $V_{GS} = 7,8,9,10 \text{ V}$ 50  $V_{GS} = 6 V$ 40 30  $V_{GS} = 5 V$ 20 10  $V_{GS} = 4 V$ 0 12 8 16  $\vec{\mathsf{V}}_{\mathsf{DS}}\left(\mathsf{V}\right)$ 









STB26N60M2 Electrical characteristics


Figure 8: Capacitance variations  $C_{(pF)}$   $10^{3}$   $C_{iss}$   $10^{1}$  f = 1 MHz  $C_{ress}$   $10^{1}$   $10^{1}$   $10^{1}$   $10^{1}$   $10^{1}$   $10^{1}$   $10^{2}$   $V_{DS}(V)$ 

Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPG210715MQ6WPVTH  $I_D = 250 \, \mu A$ 1.1 1.0 0.9 8.0 0.7 0.6 -75 25 75 125 T<sub>i</sub> (°C) -25

Figure 10: Normalized on-resistance vs temperature  $R_{DS(on)}$  (norm.)  $V_{GS} = 10 \text{ V}$   $V_{GS} = 10$ 







Test circuits STB26N60M2

## 3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior

12 V 47 KΩ 11 KΩ


V<sub>GS</sub> 11 KΩ


V<sub>GS</sub> 12 V 147 KΩ


V<sub>GS</sub> 11 KΩ

AM01468v1

Figure 16: Test circuit for inductive load switching and diode recovery times







577

STB26N60M2 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 D<sup>2</sup>PAK package information

SEATING PLANE
COPLANARITY A1

R

GAUGE PLANE
V2

0079457\_23\_A

Figure 20: D<sup>2</sup>PAK (TO-263) type A package outline

Table 9: D<sup>2</sup>PAK (TO-263) type A package mechanical data

	ie 9. D-PAR (10-203) typi	mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.50	8.70	8.90
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°





Figure 21: D<sup>2</sup>PAK (TO-263) type A recommended footprint (dimensions are in mm)

Footprint

#### D<sup>2</sup>PAK packing information 4.2



A 40mm min. access hole at slot location

Tape slot in core for tape start 2.5mm min.width

AM06038v1

Figure 23: D2PAK type A reel outline

Table 10: D2PAK type A tape and reel mechanical data

	Таре		•	Reel	
Dim.	m	nm	Dim.	mm	
Dilli.	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	А		330
B0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk qı	uantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

Revision history STB26N60M2

# 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
10-Mar-2017	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

