STW30N80K5



N-channel 800 V, 0.15 Ω typ., 24 A, MDmesh™ K5 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features table

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STW30N80K5	800 V	0.18 Ω	24 A

Features

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STW30N80K5	30N80K5	TO-247	Tube

Contents STW30N80K5

Contents

1	Electric	al ratings	3
		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-247 package information	10
5	Revisio	n history	12

STW30N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	800	V
V_{GS}	Gate-source voltage	± 30	V
ID	Drain current (continuous) at T _C = 25 °C	24	Α
I _D	Drain current (continuous) at T _C = 100 °C	15	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	96	Α
Ртот	Total dissipation at T _C = 25 °C	250 V	
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/IIS
T _{stg}	Storage temperature range	FF to 150	°C
Tj	Operating junction temperature range	- 55 to 150	J

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter		Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax} .)	8	Α
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)		mJ

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD}{<}\;24$ A, di/dt < 100 A/ μ s, VDSpeak < V (BR)DSS, VDD= 80% V(BR)DSS

⁽³⁾V_{DS}= 640 V

Electrical characteristics STW30N80K5

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	800			V
	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 800 V			1	μΑ
I _{DSS}		V _{GS} = 0 V, V _{DS} = 800 V, T _C = 125 °C ⁽¹⁾			50	μΑ
Igss	Gate source leakage current	V _{DS} = 0 V, V _{GS} = ± 20 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 12 A		0.15	0.18	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1530	1	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	145	ı	pF
Crss	Reverse transfer capacitance		-	1.2	1	pF
C _{o(er)} ⁽¹⁾	Equivalent capacitance energy related	V _{GS} = 0 V,	-	91	ı	pF
C _{o(tr)} ⁽²⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V	-	244	-	pF
Qg	Total gate charge	V _{DD} = 640 V, I _D = 24 A,	-	43	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V (See Figure 16: "Test circuit for gate charge behavior")	-	12.8	-	nC
Q _{gd}	Gate-drain charge		-	24.2	-	nC
Rg	Gate input resistance	f =1 MHz, I _D = 0 A	-	3.5	-	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test

 $^{^{(1)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Time related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DS} = 400 \text{ V}, I_{D} = 12 \text{ A}, R_{G} = 4.7 \Omega$	-	21	-	ns
tr	Rise time	V _{GS} = 10 V (See Figure 15: "Test circuit for resistive load switching times" and	-	15	-	ns
t _{d(off)}	Turn-off delay time		ı	100	1	ns
t _f	Fall time	Figure 20: "Switching time waveform")	-	13.5	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		24	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		96	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 24 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 24 A, di/dt = 100 A/μs V _{DD} = 60 V (See <i>Figure 17: "Test circuit for</i>	-	555		ns
Qrr	Reverse recovery charge		-	9.95		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	36		Α
t _{rr}	Reverse recovery time	I _{SD} = 24 A, di/dt = 100 A/µs V _{DD} = 60 V, T _j = 150 °C (See Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	765		ns
Qrr	Reverse recovery charge		-	13.2		μC
I _{RRM}	Reverse recovery current		-	34.5		Α

Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS} = ±1 mA, I_D = 0 A	30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


⁽¹⁾Pulse width limited by safe operating area.


 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.


2.1 Electrical characteristics (curves)


























STW30N80K5 Test circuits

3 Test circuits

Figure 15: Test circuit for resistive load switching times


Figure 16: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


Vos 1 1 kΩ 100 nF D.U.T.

AM01469v1

Figure 17: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information




Figure 21: TO-247 package outline

Table 10: TO-247 package mechanical data

Dim	mm.				
Dim.	Min.	Тур.	Max.		
А	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
Е	15.45		15.75		
е	5.30	5.45	5.60		
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
ØP	3.55		3.65		
ØR	4.50		5.50		
S	5.30	5.50	5.70		

Revision history STW30N80K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
03-Dec-2015	1	First release.
21-Mar-2016	2	Document status promoted from preliminary to production data. Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

