

N-channel 800 V, 0.55 Ω typ., 8 A MDmesh™ K5 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

| Order code | V _{DS} | R _{DS(on)} max. | I _D |
|-------------|-----------------|--------------------------|----------------|
| STP10LN80K5 | 800 V | 0.63 Ω | 8 A |

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

| Order code | Marking | Package | Packing |
|-------------|----------|---------|---------|
| STP10LN80K5 | 10LN80K5 | TO-220 | Tube |

Contents

| | | |
|----------|------------------------------------------|-----------|
| 1 | Electrical ratings | 3 |
| 2 | Electrical characteristics | 4 |
| 2.1 | Electrical characteristics (curves)..... | 6 |
| 3 | Test circuits | 9 |
| 4 | Package information | 10 |
| 4.1 | TO-220 type A package information..... | 11 |
| 5 | Revision history | 13 |

1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------|---------------------------------------------------------|-------------|------------------|
| V_{GS} | Gate-source voltage | ± 30 | V |
| I_D | Drain current (continuous) at $T_C = 25^\circ\text{C}$ | 8 | A |
| I_D | Drain current (continuous) at $T_C = 100^\circ\text{C}$ | 5 | A |
| $I_{DM}^{(1)}$ | Drain current (pulsed) | 32 | A |
| P_{TOT} | Total dissipation at $T_C = 25^\circ\text{C}$ | 110 | W |
| $dv/dt^{(2)}$ | Peak diode recovery voltage slope | 4.5 | V/ns |
| $dv/dt^{(3)}$ | MOSFET dv/dt ruggedness | 50 | |
| T_j | Operating junction temperature | - 55 to 150 | $^\circ\text{C}$ |
| T_{stg} | Storage temperature | | |

Notes:

(1) Pulse width limited by safe operating area

(2) $I_{SD} \leq 8$ A, dI/dt 100 A/ μ s; V_{DS} peak < $V_{(BR)DSS}$, $V_{DD} = 640$ V(3) $V_{DS} \leq 640$ V

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|----------------|-------------------------------------|-------|---------------------------|
| $R_{thj-case}$ | Thermal resistance junction-case | 1.14 | $^\circ\text{C}/\text{W}$ |
| $R_{thj-amb}$ | Thermal resistance junction-ambient | 62.5 | $^\circ\text{C}/\text{W}$ |

Table 4: Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|----------|------------------------------------------------------------------------------------------------------|-------|------|
| I_{AR} | Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax}) | 2.7 | A |
| E_{AS} | Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50$ V) | 240 | mJ |

2 Electrical characteristics

$T_C = 25^\circ\text{C}$ unless otherwise specified

Table 5: On/off-state

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------------------|-----------------------------------|-----------------------------------------------------------------------------|------|------|----------|---------------|
| $V_{(\text{BR})\text{DSS}}$ | Drain-source breakdown voltage | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ | 800 | | | V |
| I_{DSS} | Zero gate voltage drain current | $V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ | | | 1 | μA |
| | | $V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_C = 125^\circ\text{C}$ | | | 50 | μA |
| I_{GSS} | Gate body leakage current | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$ | | | ± 10 | μA |
| $V_{GS(\text{th})}$ | Gate threshold voltage | $V_{DD} = V_{GS}, I_D = 100 \mu\text{A}$ | 3 | 4 | 5 | V |
| $R_{\text{DS(on)}}$ | Static drain-source on-resistance | $V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$ | | 0.55 | 0.63 | Ω |

Table 6: Dynamic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------------------------|---------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|------|------|------|-------------|
| C_{iss} | Input capacitance | $V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$ | - | 427 | - | pF |
| C_{oss} | Output capacitance | | - | 43 | - | pF |
| C_{rss} | Reverse transfer capacitance | | - | 0.25 | - | pF |
| $C_{o(\text{tr})}^{(1)}$ | Equivalent capacitance time related | $V_{DS} = 0 \text{ to } 640 \text{ V},$ $V_{GS} = 0 \text{ V}$ | - | 72 | - | pF |
| $C_{o(er)}^{(2)}$ | Equivalent capacitance energy related | | | 27 | - | pF |
| R_g | Intrinsic gate resistance | $f = 1 \text{ MHz}, I_D = 0 \text{ A}$ | - | 7 | - | Ω |
| Q_g | Total gate charge | $V_{DD} = 640 \text{ V}, I_D = 8 \text{ A}$ $V_{GS} = 10 \text{ V}$ See Figure 16: "Test circuit for gate charge behavior" | - | 15 | - | nC |
| Q_{gs} | Gate-source charge | | - | 4.2 | - | nC |
| Q_{gd} | Gate-drain charge | | - | 9 | - | nC |

Notes:

(¹) Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

(²) Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| $t_{d(on)}$ | Turn-on delay time | $V_{DD} = 400 \text{ V}, I_D = 4 \text{ A}, R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ See Figure 15: "Test circuit for resistive load switching times" and Figure 20: "Switching time waveform" | - | 11.8 | - | ns |
| t_r | Rise time | | - | 10 | - | ns |
| $t_{d(off)}$ | Turn-off delay time | | - | 28 | - | ns |
| t_f | Fall time | | - | 13 | - | ns |

Table 8: Source-drain diode

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------|-------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|---------------|
| I_{SD} | Source-drain current | | - | | 8 | A |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) | | - | | 32 | A |
| $V_{SD}^{(2)}$ | Forward on voltage | $I_{SD} = 8 \text{ A}, V_{GS} = 0 \text{ V}$ | - | | 1.5 | V |
| t_{rr} | Reverse recovery time | $I_{SD} = 8 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}, V_{DD} = 60 \text{ V}$ See <i>Figure 17: "Test circuit for inductive load switching and diode recovery times"</i> | - | 350 | | ns |
| Q_{rr} | Reverse recovery charge | | - | 3.9 | | μC |
| I_{RRM} | Reverse recovery current | | - | 22.5 | | A |
| t_{rr} | Reverse recovery time | $I_{SD} = 8 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s} V_{DD} = 60 \text{ V}, T_j = 150 \text{ }^\circ\text{C}$ See <i>Figure 17: "Test circuit for inductive load switching and diode recovery times"</i> | - | 505 | | ns |
| Q_{rr} | Reverse recovery charge | | - | 5 | | μC |
| I_{RRM} | Reverse recovery current | | - | 20 | | A |

Notes:

(1) Pulse width limited by safe operating area

(2) Pulsed: pulse duration = 300 μs , duty cycle 1.5%

Table 9: Gate-source Zener diode

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------|-------------------------------|------------------------------------------------|------|------|------|------|
| $V_{(BR)GSO}$ | Gate-source breakdown voltage | $I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$ | 30 | - | - | V |

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

2.2 Electrical characteristics (curves)







Figure 2: Safe operating area**Figure 3: Thermal impedance****Figure 4: Output characteristics****Figure 5: Transfer characteristics****Figure 6: Gate charge vs gate-source voltage****Figure 7: Static drain-source on-resistance**








Figure 8: Capacitance variations**Figure 9: Normalized gate threshold voltage vs temperature****Figure 10: Normalized on-resistance vs temperature****Figure 11: Normalized $V_{(BR)DSS}$ vs temperature****Figure 12: Output capacitance stored energy****Figure 13: Source-drain diode forward characteristics**

Figure 14: Output capacitance stored energy



3 Test circuits

Figure 15: Test circuit for resistive load switching times




Figure 16: Test circuit for gate charge behavior




Figure 17: Test circuit for inductive load switching and diode recovery times




Figure 18: Unclamped inductive load test circuit




Figure 19: Unclamped inductive waveform





Figure 20: Switching time waveform



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

4.1 TO-220 type A package information

Figure 21: TO-220 type A package outline




Table 10: TO-220 type A mechanical data

| Dim. | mm | | |
|------|-------|-------|-------|
| | Min. | Typ. | Max. |
| A | 4.40 | | 4.60 |
| b | 0.61 | | 0.88 |
| b1 | 1.14 | | 1.70 |
| c | 0.48 | | 0.70 |
| D | 15.25 | | 15.75 |
| D1 | | 1.27 | |
| E | 10 | | 10.40 |
| e | 2.40 | | 2.70 |
| e1 | 4.95 | | 5.15 |
| F | 1.23 | | 1.32 |
| H1 | 6.20 | | 6.60 |
| J1 | 2.40 | | 2.72 |
| L | 13 | | 14 |
| L1 | 3.50 | | 3.93 |
| L20 | | 16.40 | |
| L30 | | 28.90 | |
| øP | 3.75 | | 3.85 |
| Q | 2.65 | | 2.95 |

5 Revision history

Table 11: Document revision history

| Date | Revision | Changes |
|-------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 10-Jun-2015 | 1 | First release. |
| 14-Dec-2015 | 2 | Datasheet promoted from preliminary data to production data Modified: <i>Table 2: "Absolute maximum ratings"</i> , <i>Table 3: "Thermal data"</i> , <i>Table 4: "Avalanche characteristics"</i> , <i>Table 5: "On/off-state"</i> , <i>Table 6: "Dynamic"</i> , <i>Figure 2: "Safe operating area"</i> , <i>Figure 3: "Thermal impedance"</i> , <i>Figure 4: "Output characteristics"</i> and <i>Figure 7: "Static drain-source on-resistance"</i> Minor text changes |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved