

STL4LN80K5

N-channel 800 V, 2.1 Ω typ., 2 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data

Features

Order code	VDS	RDS(on) max.	ID
STL4LN80K5	800 V	2.6 Ω	2 A

- Industry's lowest RDS(on) * area
- Industry's best FoM (figure of merit) •
- Ultra low-gate charge •
- 100 % avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Top View

Table 1: Device summary

Order code	Marking	Package	Packing
STL4LN80K5	4LN80K5	PowerFLAT™ 5x6 VHV	Tape and reel

1/16

This is information on a product in full production.



PowerFLAT[™] 5x6 VHV

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 VHV package information	10
	4.2	PowerFLAT™ 5x6 packing information	13
5	Revisio	n history	15



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
ID	Drain current (continuous) at T _C = 25 °C	2	А
ID	Drain current (continuous) at T _c = 100 °C	1.2	А
IDM ⁽¹⁾	Drain current (pulsed)	8	А
P _{TOT}	Total dissipation at $T_C = 25 \text{ °C}$	38	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	1//20
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	- 55 to 150	°C
T _{stg}	Storage temperature range	- 55 10 150	C

Notes:

 $^{(1)}$ Pulse width limited by safe operating area $^{(2)}I_{SD} \leq 2$ A, dv/dt ≤ 100 A/µs; V_{DS} peak < V_{(BR)DSS} $^{(3)}V_{DS} \leq 640$ V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	3.3	°C/W
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb	59	°C/W

Notes:

 $^{(1)}\!When$ mounted on FR-4 board of 1 inch², 2 oz Cu

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by Tjmax)	0.8	A
E _{AS}	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	160	mJ



2 Electrical characteristics

 $T_C = 25$ °C unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	800			V
		$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ $T_{C} = 125 °C^{(1)}$			50	μA
Igss	Gate body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 20 V$			±10	μA
VGS(th)	Gate threshold voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 100 \; \mu \text{A}$	3	4	5	V
RDS(on)	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 1.25 A		2.1	2.6	Ω

Table 5: On/off-state

Notes:

⁽¹⁾Defined by design, not subject to production test.

	I able 6: Dynamic						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Ciss	Input capacitance		-	110	-	pF	
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	9.5	-	pF	
Crss	Reverse transfer capacitance		-	0.4	-	pF	
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	-	23	-	pF	
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V _{GS} = 0 V	-	9	-	pF	
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	18	-	Ω	
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 2.5 \text{ A}$	-	3.7	-	nC	
Qgs	Gate-source charge	$V_{GS} = 0$ to 10 V,	-	1	-	nC	
Q_gd	Gate-drain charge	see Figure 15: "Test circuit for gate charge behavior"	-	2.2	-	nC	

Table 6: Dynamic

Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80 % V_{DSS}.

 $^{(2)} Energy$ related is defined as a constant equivalent capacitance giving the same stored energy as Coss when VDS increases from 0 to 80 % $V_{DSS}.$



Electrical characteristics

Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	$V_{DD}\text{=}\;400$ V, I_{D} = 1.25 A, R_{G} = 4.7 Ω	-	7	-	ns	
tr	Rise time	V _{GS} = 10 V	-	9	-	ns	
t _{d(off)}	Turn-off delay time	(See Figure 14: "Test circuit for resistive load switching times" and	-	31	-	ns	
t _f	Fall time	resistive load switching times" and Figure 19: "Switching time waveform")	-	25	-	ns	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		2	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		8	А
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 2 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.6	V
trr	Reverse recovery time	I _{SD} = 2.5 A, di/dt = 100 A/µs,	-	230		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, (see Figure 16: "Test circuit for inductive load switching	-	1.04		μC
I _{RRM}	Reverse recovery current	and diode recovery times")		9		А
trr	Reverse recovery time	I _{SD} = 2.5 A, di/dt = 100 A/µs,	-	368		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	1.53		μC
Irrm	Reverse recovery current		-	8		А

Notes:

⁽¹⁾Pulse width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

Table 9: Gate source-Zener diode

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit.
V _{(BR)GS0}	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_{D} = 0 A	30	-	-	V

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.











DocID027815 Rev 2



57

Electrical characteristics







DocID027815 Rev 2

7/16

3 Test circuits







DocID027815 Rev 2



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.









Dim.		mm				
Dini.	Min.	Тур.	Max.			
A	0.80		1.00			
A1	0.02		0.05			
A2		0.25				
b	0.30		0.50			
D	5.00	5.20	5.40			
E	5.95	6.15	6.35			
D2	4.30	4.40	4.50			
E2	2.40	2.50	2.60			
е		1.27				
L	0.50	0.55	0.60			
К	2.60	2.70	2.80			

Table 10: PowerFLAT™ 5x6 VHV package mechanical data



Package information

STL4LN80K5





4.2

PowerFLAT™ 5x6 packing information



Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape





Package information

STL4LN80K5





5 Revision history

Table 11: Document revision history

Date	Revision	Changes
29-May-2015	1	First release.
02-Oct-2017	2	Updated title and features in cover page. Updated Section 1: "Electrical ratings", Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)". Minor text changes.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

