
SCBS480K-JUNE 1994-REVISED JULY 2005

FEATURES

- Members of Texas Instruments Widebus™ Family
- UBT[™] Transceivers Combine D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Modes
- OEC[™] Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Translate Between GTL/GTL+ Signal Levels and LVTTL Logic Levels
- Support Mixed-Mode (3.3 V and 5 V) Signal Operation on A-Port and Control Inputs
- Identical to '16601 Function
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 500 mA Per JESD 17

SN54GTL16612... WD PACKAGE SN74GTL16612... DGG OR DL PACKAGE



DESCRIPTION/ORDERING INFORMATION

The 'GTL16612 devices are 18-bit UBT™ transceivers that provide LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. They combine D-type flip-flops and D-type latches to allow for transparent, latched, clocked, and clock-enabled modes of data transfer identical to the '16601 function. The devices provide an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry.

The user has the flexibility of using these devices at either GTL (V_{TT} = 1.2 V and V_{REF} = 0.8 V) or the preferred higher noise margin GTL+ (V_{TT} = 1.5 V and V_{REF} = 1 V) signal levels. GTL+ is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port.

 V_{CC} (5 V) supplies the internal and GTL circuitry while V_{CC} (3.3 V) supplies the LVTTL output buffers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCBS480K-JUNE 1994-REVISED JULY 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable(LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (OEAB and OEBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if OEAB is low and CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if OEAB also is low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that for A to B, but uses OEBA, LEBA, CLKBA, and OEBA.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

T _A	PACKA	3E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74GTL16612DL	GTL16612
–40°C to 85°C	330P - DL	Tape and reel	SN74GTL16612DLR	GILIODIZ
	TSSOP - DGG	Tape and reel	SN74GTL16612DGGR	GTL16612
–55°C to 125°C	CFP – WD	Tube	SNJ54GTL16612WD	SNJ54GTL16612WD

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE(1)

		INPUTS			OUTPUT	MODE
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
Х	Н	Х	Х	Х	Z	Isolation
L	L	L	Н	Χ	B ₀ ⁽²⁾	Latabad atorogo of A data
L	L	L	L	Χ	B ₀ (3)	Latched storage of A data
Х	L	Н	Х	L	L	Transparent
X	L	Н	X	Н	Н	Transparent
L	L	L	↑	L	L	Classed storage of A data
L	L	L	\uparrow	Н	Н	Clocked storage of A data
Н	L	L	Х	Х	B ₀ ⁽³⁾	Clock inhibit

- (1) A-to-B data flow is shown. B-to-A data flow is similar, but uses OEBA, LEBA, CLKBA, and CEBA.
- (2) Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low
- (3) Output level before the indicated steady-state input conditions were established



LOGIC DIAGRAM (POSITIVE LOGIC)



SCBS480K-JUNE 1994-REVISED JULY 2005



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
\/	Cumply voltage range	3.3 V	-0.5	4.6	V
V_{CC}	Supply voltage range	5 V	-0.5	7	V
\/	Input voltage range(2)	A-port and control inputs	-0.5	7	V
VI	Input voltage range (2)	B port and V _{REF}	-0.5	4.6	V
\/	Valtage range applied to any output in the high or never off state (2)	A port	-0.5	7	V
Vo	Voltage range applied to any output in the high or power-off state (2)	B port	-0.5	4.6	V
	Company into any autout in the law state	A port		128	Л
I _O	Current into any output in the low state	B port		80	mA
Io	Current into any A-port output in the high state ⁽³⁾			64	mA
	Continuous current through each V _{CC} or GND			±100	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
0	Declare thermal impadence (4)	DGG package		64	°C // //
θ_{JA}	Package thermal impedance (4)	DL package		56	°C/W
T _{stg}	Storage temperature range	·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions (1)(2)(3)(4)

			SN54	4GTL16	612	SN74	GTL166	12	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V	Cupalyyaltaga	3.3 V	3.15	3.3	3.45	3.15	3.3	3.45	V
V _{CC}	Supply voltage	5 V	4.75	5	5.25	4.75	5	5.25	V
V	Termination	GTL	1.14	1.2	1.26	1.14	1.2	1.26	V
V _{TT}	voltage	GTL+	1.35	1.5	1.65	1.35	1.5	1.65	V
\/	Deference voltage	GTL	0.74	0.8	0.87	0.74	0.8	0.87	V
V_{REF}	Reference voltage	GTL+	0.87	1	1.1	0.87	1	1.1	V
V	Input voltage	B port			V _{TT}			V _{TT}	V
VI	Input voltage	Except B port			5.5			5.5	V
V	High-level	B port	V _{REF} + 50 mV			V_{REF} + 50 mV			V
V _{IH}	input voltage	Except B port	2			2			V
\/	Low-level	B port			V _{REF} – 50 mV			V _{REF} – 50 mV	V
V_{IL}	input voltage	Except B port			0.8			0.8	V
I _{IK}	Input clamp current				-18			-18	mA
I _{OH}	High-level output current	A port			-32			-32	mA
	Low-level	A port			64			64	A
l _{OL}	output current	B port			40			40	mA
T _A	Operating free-air te	mperature	-55		125	-40		85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

This current flows only when the output is in the high state and $V_O > V_{CC}$.

The package thermal impedance is calculated in accordance with JESD 51-7.

Normal connection sequence is GND first, V_{CC} = 5 V second, and V_{CC} = 3.3 V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.

V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}.



SCBS480K-JUNE 1994-REVISED JULY 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADA	METED	TEST CONDI	TIONS	SN54G	TL16612	2	SN74G	TL16612	2	UNIT
V _{IK}		TEST CONDI	IIONS	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}		V _{CC} (3.3 V) = 3.15 V, V _{CC} (5 V) = 4.75 V	I _I = -18 mA			-1.2			-1.2	V
V _{OH}	A port	V_{CC} (3.3 V) = 3.15 V to 3.45 V, V_{CC} (5 V) = 4.75 V to 5.25 V	I _{OH} = -100 μA	V _{CC} (3.3 V) - 0.2			V _{CC} (3.3 V) - 0.2			V
·OH	7. 60.0	V_{CC} (3.3 V) = 3.15 V,	$I_{OH} = -8 \text{ mA}$	2.4			2.4			
		V_{CC} (5 V) = 4.75 V	$I_{OH} = -32 \text{ mA}$	2			2			
			$I_{OL} = 100 \mu A$			0.2			0.2	
	A port	V_{CC} (3.3 V) = 3.15 V,	$I_{OL} = 16 \text{ mA}$			0.4			0.4	
V_{OL}	A port	V_{CC} (5 V) = 4.75 V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V
OL			$I_{OL} = 64 \text{ mA}$			0.6			0.55	
	B port	V_{CC} (3.3 V) = 3.15 V, V_{CC} (5 V I_{OL} = 40 mA	') = 4.75 V,			0.5			0.4	
	Control inputs	V_{CC} (3.3 V) = 0 or 3.45 V, V_{CC} (5 V) = 0 or 5.25 V	V _I = 5.5 V			10			10	
			V _I = 5.5 V			1000			20	
I _I	A port	V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V) = 5.25 V $V_{I} = V_{CC}$ (3.3 V)				1			1	μА
•		VCC (0 V) = 0.25 V	$V_I = 0$			-30			-30	
	D	V _{CC} (3.3 V) = 3.45 V,	$V_{I} = V_{CC} (3.3 \text{ V})$			5			5	
	V_{CC} (5 V) = 5.25 V		$V_1 = 0$			- 5			-5	
I _{off}		$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5 V			1000			100	μΑ
			V _I = 0.8 V	75			75			
I _{I(hold)}	A port	V_{CC} (3.3 V) = 3.15 V,	V _I = 2 V	-75			-75			μΑ
·I(noid)	71 011	V_{CC} (5 V) = 4.75 V	$V_1 = 0 \text{ to } V_{CC}$ (3.3 V) ⁽²⁾			±500			±500	μιτ
	A port	V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V	') = 5.25 V, V _O = 3 V			1			1	^
l _{OZH}	B port	V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V	') = 5.25 V, V _O = 1.2 V			10			10	μА
	A port	V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V	$V = 5.25 \text{ V}, V_0 = 0.5 \text{ V}$			-1			-1	^
I _{OZL}	B port	V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V	') = 5.25 V, V _O = 0.4 V			-10			-10	μΑ
	_	V_{CC} (3.3 V) = 3.45 V,	Outputs high			1			1	
I _{CC} (3.3 V)	A or B port	V_{CC} (5 V) = 5.25 V, I_{O} = 0,	Outputs low			5			5	mA
(0.0 1)	port	$V_I = V_{CC}$ (3.3 V) or GND	Outputs disabled			1			1	
		V _{CC} (3.3 V) = 3.45 V,	Outputs high			120			120	
I _{CC} (5 V)	A or B	V_{CC} (5 V) = 5.25 V, I_{O} = 0,	Outputs low			120			120	mA
(5 V)	port	$V_I = V_{CC}$ (3.3 V) or GND	Outputs disabled			120			120	
ΔI _{CC} ⁽³⁾	V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 A-port or control inputs at V _C One input at 2.7 V		() = 5.25 V, (3.3 V) or GND,			1			1	mA
C _i	Control inputs	V _I = 3.15 V or 0			3.5	12		3.5		pF
C.	A port	V _O = 3.15 V or 0			12	18		12		nE
C_{io}	B port	v ₀ = 3.13 v 0/ 0			-	10		-	5	pF

⁽¹⁾ All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25°C. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS480K-JUNE 1994-REVISED JULY 2005



Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.2 V and V_{REF} = 0.8 V for GTL (unless otherwise noted) (see Figure 1)

			SN54GTL	.16612	SN74GTL	.16612	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
f _{clock}	Clock frequency			95		95	MHz	
	Pulse duration	LEAB or LEBA high	3.3		3.3		20	
t _w	Pulse duration	CLKAB or CLKBA high or low	5.6		5.6		ns	
		A before CLKAB↑	1.3		1.3			
		B before CLKBA↑	3.4		2.5			
	Catur time	A before LEAB↓	1.2		0			
t _{su}	Setup time	B before LEBA↓	1		1		ns	
		CEAB before CLKAB↑	2.1		2			
		CEBA before CLKBA↑	2.6		2.2			
		A after CLKAB↑	2.9		1.6			
		B after CLKBA↑	4.1		0.3			
	Hald Co.	A after LEAB↓	4.5		4			
t _h	Hold time	B after LEBA↓	4.3		3.6		ns	
		CEAB after CLKAB↑		2		0.8		
		CEBA after CLKBA↑	1.1		1.1			

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.2 V and V_{REF} = 0.8 V for GTL (see Figure 1)

DADAMETED	FROM	то	SN	54GTL16	612	SN	74GTL16	612	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
f _{max}			95			95			MHz
t _{PLH}	Α	В	1	2.8	4.5	1.5	2.8	4.1	ns
t _{PHL}	Α	ь	1	2.5	4.5	1.3	2.5	4	115
t _{PLH}	LEAB	В	1	3.6	5.5	2	3.6	5.3	ns
t _{PHL}	LLAD	В	1	3.5	6	1.9	3.5	5.4	115
t _{PLH}	CLKAB	В	1	3.7	5.5	2.3	3.7	5.3	ns
t _{PHL}	CLIAD	<u> </u>	1	3.4	5.5	1.9	3.4	5.4	113
t _{en}	OEAB	В	1	3.3	5.5	2	3.3	5.5	ns
t_{dis}	OLAB	ם	1	3.4	5.5	2	3.4	5.1	113
t _r	Transition time, B of	utputs (0.5 V to 1 V)		1.3			1.3		ns
t _f	Transition time, B of	utputs (1 V to 0.5 V)		0.5			0.5		ns
t _{PLH}	В	Α	2	4.1	6.9	2.1	4.1	6.3	ns
t _{PHL}	В	Α	1	2.9	5.1	1.2	2.9	4.6	115
t _{PLH}	LEBA	Α	2	3.7	6.1	2.3	3.7	5.7	ns
t _{PHL}	LLDA	Α	1	3	5.1	1.8	3	4.8	115
t _{PLH}	CLKBA	Α	2	3.8	6.4	2.5	3.8	6.1	ns
t _{PHL}	OLNDA	^	2	3.3	5.6	2.3	3.3	5.2	115
t _{en}	OEBA	А	1	5	7.5	2.3	5	7.4	nc
t _{dis}	UEDA	Α.	2	4.3	6.9	2.5	4.3	6.4	ns

⁽¹⁾ All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25°C.



SCBS480K-JUNE 1994-REVISED JULY 2005

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (unless otherwise noted) (see Figure 1)

			SN54GTL	.16612	SN74GTL	.16612	LINUT
			MIN	MAX	MIN	MAX	UNIT
f _{clock}	Clock frequency			95		95	MHz
	Pulse duration	LEAB or LEBA high	3.3		3.3		ns
t _w	Pulse duration	CLKAB or CLKBA high or low	5.6		5.6		ns
		A before CLKAB↑	1.3		1.3		
		B before CLKBA↑	3.2		2.3		
	Catura tima	A before LEAB↓	1.2		0		
t _{su}	su Setup time	B before LEBA↓	1.3		1.3		ns
		CEAB before CLKAB↑	2.1		2		
		CEBA before CLKBA↑	2.6		2.2		
		A after CLKAB↑	2.9		1.6		
		B after CLKBA↑	4.4		0.3		
	الماط فنجم	A after LEAB↓	4.5		4		
t _h	Hold time	B after LEBA↓	4.3		3.6		ns
		CEAB after CLKAB↑	2		0.8		
		CEBA after CLKBA↑	1.1		1.1		

Switching Characteristics


over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (see Figure 1)

DADAMETED	FROM	то	SN	54GTL166	612	SN7	74GTL166	612	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNII
f _{max}			95			95			MHz
t _{PLH}	A	В	1	2.8	4.5	1.5	2.8	4.1	ns
t _{PHL}	A	Ь	1	2.5	4.6	1.3	2.5	4.1	115
t _{PLH}	LEAB	В	1	3.6	5.5	2	3.6	5.3	ns
t _{PHL}	LEAD	Ь	1	3.5	6.1	1.9	3.5	5.5	115
t _{PLH}	CLKAB	В	1	3.7	5.5	2.3	3.7	5.3	ns
t _{PHL}	CLNAD	Ь	1	3.4	5.6	1.9	3.4	5.5	115
t _{PLH}	OEAB	В	1	3.4	5.5	2	3.4	5.1	ns
t _{PHL}	OEAB	Ь	1	3.3	5.6	2	3.3	5.6	115
t _r	Transition time, B or	utputs (0.5 V to 1 V)		1.5			1.5		ns
t _f	Transition time, B or	utputs (1 V to 0.5 V)		8.0			0.8		ns
t _{PLH}	В	A	1.9	4	6.9	2	4	6.3	ns
t _{PHL}	Б	A	0.9	2.8	4.9	1.1	2.8	4.4	115
t _{PLH}	LEBA	A	2	3.7	6.1	2.3	3.7	5.7	
t _{PHL}	LEDA	A	1	3	5.1	1.8	3	4.8	ns
t _{PLH}	CLKDA	A	2	3.8	6.4	2.5	3.8	6.1	
t _{PHL}	CLKBA	A	2	3.3	5.6	2.3	3.3	5.2	ns
t _{en}	- OEBA	A	1	5	7.5	2.3	5	7.4	ne
t _{dis}	UEDA	A	2	4.3	6.9	2.5	4.3	6.4	ns

⁽¹⁾ All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION V_{TT} = 1.2 V, V_{REF} = 0.8 V for GTL and V_{TT} = 1.5 V, V_{REF} = 1 V for GTL+



(1) All control inputs are TTL levels.

NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



PACKAGE OPTION ADDENDUM

14-Feb-2021

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74GTL16612DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTL16612	Samples
SN74GTL16612DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTL16612	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

14-Feb-2021

OTHER QUALIFIED VERSIONS OF SN54GTL16612, SN74GTL16612:

Catalog: SN74GTL16612

www.ti.com

Military: SN54GTL16612

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL16612DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 10-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL16612DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated