


低功耗, 1.8/2.5/3.3V 输入, 3.3V CMOS 输出, 单路 施密特触发器缓冲栅极

查询样品: **SN74AUP1T50**

特性

- 单电源电压转换器
- 输出电平高达电源 **V_{CC}CMOS** 电平
 - **1.8V 至 3.3V** (**V_{CC}**=3.3V 时)
 - **2.5V 至 3.3V** (**V_{CC}**=3.3V 时)
 - **1.8V 至 2.5V** (**V_{CC}**=2.5V 时)
 - **3.3V 至 2.5V** (**V_{CC}**=2.5V 时)
- 施密特触发器输入抑制输入噪声并提供更佳的输出信号完整性
- **I_{关断}**支持部分断电 (**V_{CC}**=0)
- 极低静态功耗:
0.1µA
- 极低动态功耗:
0.9µA
- 锁断性能超过 **100mA** (符合 **JESD 78**, II 类规范的要求)
- 提供无铅封装: **SC-70 (DCK)**
2mm x 2.1mm x 0.65mm (高度 **1.1mm**)

- 更多栅极选项请见www.ti.com/littlelogic
- 静电放电 (ESD) 性能测试符合 **JESD 22** 标准
 - **2000V** 人体模型 (A114-B, II 类)
 - **1000V** 充电器件模型 (C101)



说明/订购信息

SN74AUP1T50 执行布尔函数 **Y=A**, 此函数指定用于逻辑电平转换应用, 此类应用的输出以电源 **V_{CC}**为基准。

AUP 技术是行业最低功耗逻辑技术, 此技术设计用于扩展运行中的电池寿命。所有接受 **1.8V LVC MOS** 信号的输入电平, 同时由一个单 **3.3V** 或 **2.5V** **V_{CC}**电源供电运行。该产品还可以保持出色的信号完整性 (请见Figure 1 和Figure 2)。

2.3V 至 3.6V 的宽 **V_{CC}**范围有可能实现开关输出电平连接至外部控制器或处理器。

施密特触发器输入 (正负输入转换之间的 $\Delta V_T=210mV$) 改进了开关转换期间的抗扰度, 这对于模拟混合模式设计十分有用。施密特触发器输入抑制输入噪声、确保输出信号的完整性并可实现慢输入信号转换。

I_{关断}特性可实现省电条件 (**V_{CC}**=0V), 这在便携式和移动应用中十分重要。当 **V_{CC}**=0V 时, 介于 **0V** 至 **3.6V** 范围内的信号可被施加到器件的输入和输出上。在这些条件下, 不会对器件造成损坏。

SN74AUP1T50 被设计成具有优化的 **4mA** 电流驱动能力以减少由高驱动输出导致的线路反射、过冲和下冲。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTION TABLE

INPUTS (Lower Level Input)	OUTPUT (V_{CC} CMOS)
A	Y
H	H
L	L



Supply $V_{CC} = 2.3\text{ V}$ to 2.7 V (2.5 V)

INPUTS V_{T+} max = V_{IH} min V_{T-} min = V_{IL} max		OUTPUT CMOS
A	B	Y
$V_{IH} = 1.1\text{ V}$		$V_{OH} = 1.85\text{ V}$
$V_{IL} = 0.35\text{ V}$		$V_{OL} = 0.45\text{ V}$

Supply $V_{CC} = 3\text{ V}$ to 3.6 V (3.3 V)


INPUTS V_{T+} max = V_{IH} min V_{T-} min = V_{IL} max		OUTPUT CMOS
A	B	Y
$V_{IH} = 1.19\text{ V}$		$V_{OH} = 2.55\text{ V}$
$V_{IL} = 0.5\text{ V}$		$V_{OL} = 0.45\text{ V}$

LOGIC DIAGRAM (SCHMITT-TRIGGER BUFFER GATE)



† Single, dual, and triple gates

Figure 1. AUP – The Lowest-Power Family



† AUP1G08 data at $C_L = 15\text{ pF}$

Figure 2. Excellent Signal Integrity




Figure 3. Typical Design Examples




Figure 4. Switching Thresholds for 1.8-V to 3.3-V Translation

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	–0.5	4.6	V
V _I	Input voltage range ⁽²⁾	–0.5	4.6	V
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	–0.5	4.6	V
V _O	Output voltage range in the high or low state ⁽²⁾	–0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0	–50	mA
I _{OK}	Output clamp current	V _O < 0	–50	mA
I _O	Continuous output current		±20	mA
	Continuous current through V _{CC} or GND		±50	mA
θ _{JA}	Package thermal impedance ⁽³⁾	DCK package	259	°C/W
T _{stg}	Storage temperature range	–65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _I	Input voltage	0	3.6	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	–3.1	mA
		V _{CC} = 3 V	–4	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	3.1	mA
		V _{CC} = 3 V	4	
T _A	Operating free-air temperature	–40	85	°C

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT		
			MIN	TYP	MAX	MIN	MAX			
V_{T+} Positive-going input threshold voltage		2.3 V to 2.7 V	0.6	1.1	0.6	0.6	1.1	V		
		3 V to 3.6 V	0.75	1.16	0.75	0.75	1.19			
V_{T-} Negative-going input threshold voltage		2.3 V to 2.7 V	0.35	0.6	0.35	0.35	0.6	V		
		3 V to 3.6 V	0.5	0.85	0.5	0.5	0.85			
ΔV_T Hysteresis ($V_{T+} - V_{T-}$)		2.3 V to 2.7 V	0.23	0.6	0.1	0.1	0.6	V		
		3 V to 3.6 V	0.25	0.56	0.15	0.15	0.56			
V_{OH}	$I_{OH} = -20 \mu A$	2.3 V to 3.6 V	$V_{CC} - 0.1$		$V_{CC} - 0.1$			V		
	$I_{OH} = -2.3 mA$	2.3 V	2.05		1.97					
	$I_{OH} = -3.1 mA$		1.9		1.85					
	$I_{OH} = -2.7 mA$	3 V	2.72		2.67					
	$I_{OH} = -4 mA$		2.6		2.55					
V_{OL}	$I_{OL} = 20 \mu A$	2.3 V to 3.6 V	0.1		0.1			V		
	$I_{OL} = 2.3 mA$	2.3 V	0.31		0.33					
	$I_{OL} = 3.1 mA$		0.44		0.45					
	$I_{OL} = 2.7 mA$	3 V	0.31		0.33					
	$I_{OL} = 4 mA$		0.44		0.45					
I_I	All inputs	$V_I = 3.6 V$ or GND	0 V to 3.6 V	0.1		0.5		μA		
I_{off}		V_I or $V_O = 0 V$ to 3.6 V	0 V	0.1		0.5		μA		
ΔI_{off}		V_I or $V_O = 3.6 V$	0 V to 0.2 V	0.2		0.5		μA		
I_{CC}		$V_I = 3.6 V$ or GND, $I_O = 0$	2.3 V to 3.6 V	0.5		0.9		μA		
ΔI_{CC}	One input at 0.3 V or 1.1 V, Other inputs at 0 or V_{CC} , $I_O = 0$	2.3 V to 2.7 V			4			μA		
	One input at 0.45 V or 1.2 V, Other inputs at 0 or V_{CC} , $I_O = 0$	3 V to 3.6 V			12					
C_i	$V_I = V_{CC}$ or GND	3.3 V	1.5					pF		
C_o	$V_O = V_{CC}$ or GND	3.3 V	3					pF		

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 2.5 V \pm 0.2 V$, $V_I = 1.8 V \pm 0.15 V$ (unless otherwise noted)
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C_L	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y	5 pF	1.8	2.3	2.9	0.5	6.8	ns
			10 pF	2.3	2.8	3.4	1	7.9	
			15 pF	2.6	3.1	3.8	1	8.7	
			30 pF	3.8	4.4	5.1	1.5	10.8	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 2.5 V \pm 0.2 V$, $V_I = 2.5 V \pm 0.2 V$ (unless otherwise noted)
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C_L	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y	5 pF	1.8	2.3	3.1	0.5	6	ns
			10 pF	2.2	2.8	3.5	1	7.1	
			15 pF	2.6	3.2	5.2	1	7.9	
			30 pF	3.7	4.4	5.2	1.5	10	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 2.5 V \pm 0.2 V$, $V_I = 3.3 V \pm 0.3 V$ (unless otherwise noted)
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C_L	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y	5 pF	2	2.7	3.5	0.5	5.5	ns
			10 pF	2.4	3.1	3.9	1	6.5	
			15 pF	2.8	3.5	4.3	1	7.4	
			30 pF	4	4.7	5.5	1.5	9.5	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 V \pm 0.3 V$, $V_I = 1.8 V \pm 0.15 V$ (unless otherwise noted)
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C_L	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y	5 pF	1.6	2	2.5	0.5	8	ns
			10 pF	2	2.4	2.9	1	8.5	
			15 pF	2.3	2.8	3.3	1	9.1	
			30 pF	3.4	3.9	4.4	1.5	9.8	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 V \pm 0.3 V$, $V_I = 2.5 V \pm 0.2 V$ (unless otherwise noted)
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C_L	$T_A = 25^\circ C$			$T_A = -40^\circ C$ to $85^\circ C$		UNIT
				MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y	5 pF	1.6	1.9	2.4	0.5	5.3	ns
			10 pF	2	2.3	2.7	1	6.1	
			15 pF	2.3	2.7	3.1	1	6.8	
			30 pF	3.4	3.8	4.2	1.5	8.5	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_I = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted)
(see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C_L	$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C}$ to 85°C		UNIT
				MIN	TYP	MAX	MIN	MAX	
t_{pd}	A	Y	5 pF	1.6	2.1	2.7	0.5	4.7	ns
			10 pF	2	2.4	3	1	5.7	
			15 pF	2.3	2.7	3.3	1	6.2	
			30 pF	3.4	3.8	4.4	1.5	7.8	


OPERATING CHARACTERISTICS

$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 2.5\text{ V}$	$V_{CC} = 3.3\text{ V}$	UNIT
		TYP	TYP	
C_{pd} Power dissipation capacitance	$f = 10\text{ MHz}$	4	5	pF


PARAMETER MEASUREMENT INFORMATION

From Output
Under Test



LOAD CIRCUIT

	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
C_L	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V_{MI}	$V_I/2$	$V_I/2$
V_{MO}	$V_{CC}/2$	$V_{CC}/2$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, slew rate $\geq 1 \text{ V/ns}$.
 - C. The outputs are measured one at a time, with one transition per measurement.
 - D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms

REVISION HISTORY

Changes from Original (October 2012) to Revision A	Page
• 更新文档以匹配 SN74AUP1T17	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1T50DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U35	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1T50DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1T50DCKR	SC70	DCK	5	3000	180.0	180.0	18.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



4093553-3/G 01/2007

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - Falls within JEDEC MO-203 variation AA.


LAND PATTERN DATA

DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).



4210356-2/C 07/11

NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司