life.augmented

ST33Jxxx

High-speed secure MCU with 32-bit Arm[®] SecurCore[®] SC300[™] CPU with SWP, ISO, SPI, I2C and high-density Flash memory Data brief



Features

Hardware features

- Arm[®] SecurCore[®] SC300[™] 32-bit RISC core cadenced at 60 MHz
- Up to 2048 Kbytes of User Flash memory
- 50 Kbytes of User RAM
- External interfaces
 - ISO/IEC 7816-3 T=0 and T=1 protocols (Slave and Master modes)
 - Single Wire Protocol (SWP) slave interface (ETSI 102-613 compliant)
 - Master/slave serial peripheral interface (SPI)
 - Two Master/Slave I2C interfaces
- Three 16-bit timers with interrupt capability
- Watchdog timer
- Eight multiplexed general-purpose I/Os
- 1.8 V, 3 V and 5 V supply voltage ranges
- External clock frequency from 1 up to 15 MHz
- Current consumption compatible with GSM and ETSI specifications
- Power-saving standby and hibernate states
- Contact assignment compatible with ISO/IEC 7816-2
- ESD protection greater than 4 kV (HBM) and up to 1 kV (CDM)
- Delivery forms:
 - D18 micromodule
 - ECOPACK[®]-compliant WLCSP12 and QFN20 packages
 - Sawn/unsawn 12" wafers

April 2020

DB2747 Rev 4

Security features

- Platform and Flash loader security certification target according to CC EAL5+ / EMVCo
- Hardware security-enhanced DES accelerator
- Hardware security-enhanced AES accelerator
- MIFARE Classic[®] cryptography hardware accelerator
- NESCRYPT coprocessor for public key cryptography algorithm
- 16- and 32-bit CRC calculation block (ISO 13239, IEEE 802.3, etc.)
- Active shield
- Memory management unit
- Highly efficient protection against faults
- True random number generator
- Permanent timer

Software features

- Secure Flash loader with high-speed downloading and post-delivery loading ability
- Optional NesLib public cryptographic library
- Optional MIFARE4Mobile[®]

Applications

- Java Card[™] applications
- NFC Secure Element (SWP SIM, eSE)
- Embedded SIM
- Embedded security (secure dongles, secure hubs, fingerprint eSE and secure access module)

The ST33Jxxx microcontrollers include the devices below:

Table 1.	Device	summary
----------	--------	---------

			,
Devices	NVM size	Devices	NVM size
ST33J2M0	2048 KB	ST33J1M1	1152 KB
ST33J1M8	1792 KB	ST33J1M0	1024 KB
ST33J1M5	1536 KB	ST33J896	896 KB
ST33J1M3	1280 KB	-	-

For further information contact your local STMicroelectronics sales office.

1/6

1 Description

The ST33Jxxx is a serial access microcontroller designed for secure mobile applications. It incorporates the most recent generation of $\text{Arm}^{\mathbb{B}(a)}$ processors for embedded secure systems. Its SecurCore[®] SC300TM 32-bit RISC core is built on the Cortex[®]-M3 core with additional security features to help to protect against advanced forms of attacks.

The ST33Jxxx provides high performance thanks to a fast SC300 processor, cryptoaccelerators (DES, AES and MIFARE Classic^{® (b)}) and improved Flash memory operations. Cadenced at 60 MHz, the SC300TM core brings great performance and excellent code density thanks to the Thumb[®]-2 instruction set.

Strong and multiple fault protection mechanisms ensure a guaranteed high-detection coverage that facilitates the development of highly secure software. This is achieved by using two CPUs in locked-step mode, error codes in sensitive memories and hardware logic.

arm





a. Arm is a registered trademark of Arm limited (or its subsidiaries) in the US and/or elsewhere.

b. MIFARE Classic is a registered trademark of NXP B.V. and is used under license.

2 General information

The ST33Jxxx offers a serial communication interface fully compatible with the ISO/IEC 7816-3 standard (T=0, T=1) and a single-wire protocol (SWP) interface for communication with a near field communication (NFC) router in Secure Element (SE) applications. The device also includes an SPI Master/Slave interface as well as two I2C Master/Slave interfaces for communication in non-SIM applications: SPI Slave up to 26 MHz, SPI Master up to 13 MHz, I2C Slave High-speed mode up to 2.4 Mbit/s, I2C Master Fast-mode plus up to 1 Mbit/s. Up to four of these interfaces can run independently.

Three general-purpose 16-bit timers as well as a watchdog timer are available. One permanent timer (PMT) with a count capability up to 8 days in low-power mode is available. The ST33Jxxx features hardware accelerators for advanced cryptographic functions. The EDES peripheral provides a secure DES (Data Encryption Standard) algorithm implementation, while the NESCRYPT crypto-processor efficiently supports the public key algorithm. The AES peripheral ensures secure and fast AES algorithm implementation.

The ST33Jxxx operates in the -25 to +85 °C temperature range and 1.8 V, 3 V and 5 V supply voltage ranges. A comprehensive range of power-saving modes enables the design of efficient low-power applications:

- Hibernate mode down to 1 µA for embedded solutions
- Standby mode for SIM or embedded applications.

In terms of application, ST offers optional software packages:

- NesLib public key cryptographic library
- MIFARE4Mobile^{® (a)}

In order to meet environmental requirements, ST offers this device in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

a. MIFARE4Mobile is a registered trademark of NXP B.V. and is used under license.



3 Software development tool description

Dedicated SecurCore[®] SC300TM software development tools are provided by Arm and Keil[®]. This includes the Instruction Set Simulator (ISS) and C compiler. The documentation is available on the Arm and Keil web sites.

Moreover, STMicroelectronics provides:

- A time-accurate hardware emulator controlled by the Keil debugger and the STMicroelectronics development environment.
- A complete product simulator based on Keil's ISS simulator for the SecurCore[®] SC300[™] CPU.
- A secure Flash memory loader with high-speed software downloading capability and post-delivery loading ability in accordance with protection profile BSI-CC-PP-0084-2014 including Loader Package 2, and the ANSSI note ANSSI-CC-NOTE-06/2.0.



4 Revision history

Date	Revision	Changes		
02-Jan-2015	0.1	Initial release.		
13-Nov-2015	1	Updated package information. Updated CC EAL level and added post-delivery loading capability of Flash loader. Updated <i>Applications</i> . Updated <i>Section 1: Description</i> and <i>Section 2: Software</i> <i>development tool description</i> .		
07-Jan-2016	2	Added part numbers (see Table 1: Device summary).		
16-Feb-2017	3	Updated device core frequency. Removed DFN8 package. Added maximum CDM value for ESD protection. Updated I2C slave High-speed mode speed. Small text changes.		
03-Apr-2020	4	Modified CC EAL level. Reorganized <i>Section 1: Description</i> , with Arm logo update. Added <i>Section 2: General information</i> . Updated MIFARE data.		

Table 2. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

DB2747 Rev 4

