

# USBULC6-2M6

# Ultra large bandwidth ESD protection

### Features

- 2 data line 15 kV ESD protection
- Protects 5 V V<sub>BUS</sub> when applicable
- Ultra low capacitance: 0.65 pF at F = 240 MHz
- Very low leakage current: 0.5 µA max.
- Fast response time compared with varistors
- µQFN 6 lead package
- RoHS compliant

### **Benefits**

- ESD protection of V<sub>BUS</sub> (when applicable)
- High bandwidth to minimize impact on data signal quality
- Low PCB space occupation
- Low leakage current profides longer operation of battery powered devices
- Higher reliability offered by monolithic integration

### Complies with these standards:

- IEC 61000-4-2 level 4
  - 15 kV air discharge
  - 8 kV contact discharge

### Applications

- USB 2.0 ports including Hi-Speed USB ports up to 480 Mb/s as well as full and low speed USB ports
- Ethernet port: 10/100/1000 Mb/s
- Video line protection
- Portable electronics



Figure 1. Functional diagram (top view)



### Description

The **USBULC6-2M6** is a monolithic, application specific discrete device dedicated to ESD protection of high speed interfaces.

Its ultra low line capacitance provides high bandwidth and secures a high level of signal integrity without compromizing the protection of downstream sensitive chips against the most stringent characterized ESD strikes.

#### **Characteristics** 1

Table 1. Absolute ratings
---------------------------

Symbol	Pa	Value	Unit		
V <sub>PP</sub>	Peak pulse voltage	k pulse voltage IEC 61000-4-2 air discharge IEC 61000-4-2 contact discharge MIL STD883G-Method 3015-7		kV	
T <sub>stg</sub>	Storage temperature range		-55 to +150	°C	
Тj	Maximum junction temperature		150	°C	
TL	Lead solder temperature (10 seconds duration)		260	°C	

#### Table 2.

## Electrical characteristics (T<sub>amb</sub> = 25 °C)

Table 2.Electrical characteristics ( $T_{amb} = 25 \ ^{\circ}C$ )							
Symbol	Parameter		Value			11	
		Test conditions	Min.	Тур.	Max	Unit	
I <sub>RM</sub>	Leakage current	V <sub>RM</sub> = 5 V			0.5	μA	
V <sub>BR</sub>	Breakdown voltage between V <sub>BUS</sub> and GND	I <sub>R</sub> = 1 mA	6			v	
V <sub>CL</sub>	Clamping voltage	I <sub>PP</sub> = 1 A, t <sub>p</sub> = 8/20 μs Any I/O pin to GND			12	v	
		I <sub>PP</sub> = 5 A, t <sub>p</sub> = 8/20 μs Any I/O pin to GND			17	v	
C <sub>i/o-GND</sub>	Capacitance between I/O and GND	V <sub>R</sub> = 0 V, F = 1 MHz Any I/O pin to ground		0.95	1.1		
		V <sub>R</sub> = 0 V, F = 240 MHz Any I/O pin to ground		0.65	0.85		
∆C <sub>i/o-GND</sub>	Capacitance variation between I/O and GND	V <sub>R</sub> = 0 V, F = 1 MHz Any I/O pin to ground		0.020		pF	
C <sub>i/o-i/o</sub>	Capacitance between I/O	V <sub>R</sub> = 0 V, F = 1 MHz Ground not connected		0.5	0.55		
		V <sub>R</sub> = 0 V, F = 240 MHz Ground not connected		0.35	0.4		



# Figure 2. Line capacitance versus frequency Figure 3. (typical values)









Figure 6. Remaing voltage on I/O1 after the USBULC6-2M6 during positive ESD surge (15 kV Air)

5





Figure 7. Remaing voltage on I/O2 after the USBULC6-2M6 during negative ESD surge (15 kV Air)



3/10

100ns/Div P7:---

P8

this Trigger DE div Normal -9.9 \

#### Remaing voltage on V<sub>BUS</sub> after the Figure 9. USBULC6-2M6 during positive Figure 8. ESD surge (15 kV Air)













Eye diagram PCB + USBULC6-2M6, +5 V on  $V_{BUS}$  decoupling capacitor Figure 12. 100 nF, 400 mV amplitude, F = 480 Mbps

10V/Div

P1:min(C2) -21.5 V



# 2 Application example

#### Figure 13. One differential line



# **3** Ordering information scheme





57

### 4 Package information

• Epoxy meets UL94, V0

In order to meet environmental requirements, ST (also) offers these devices in ECOPACK® packages. ECOPACK® packages are Lead-free. The category of second level Interconnect is marked on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Dimensions D Ref. Millimeters Inches Е Min. Min. Тур. Max. Тур. Max. 0.50 0.55 0.60 0.020 0.022 0.024 А 0.00 0.05 0.000 0.001 0.002 A1 0.02 0.30 0.010 0.012 b 0.18 0.25 0.007 D<sup>(1)</sup> 1.45 0.057 E<sup>(1)</sup> 1.00 0.039 e<sup>(2)</sup> 0.50 0.020 0.20 0.008 Κ е 0.30 0.35 0.40 0.012 0.014 0.016 L

Table 3.Micro QFN 1.45x1.00 6L dimensions

- 1. ± 0.1 mm
- 2. ± 0.05 mm
- Note: Product marking may be rotated by 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

#### Figure 15. Footprint dimensions in mm [inches]





## 5 Recommendation on PCB assembly

### 5.1 Stencil opening design

- 1. General recommendation on stencil opening design
  - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness)

#### Figure 16. Stencil opening dimensions.



b) General Design Rule

Stencil thickness (T) = 75  $\sim$  125  $\mu m$ 

Aspect Ratio = 
$$\frac{W}{T} \ge 1.5$$

Aspect Area = 
$$\frac{L \times W}{2T(L+W)} \ge 0.66$$

- 2. Reference design
  - a) Stencil opening thickness: 100 µm
  - b) Stencil opening for leads: Opening to footprint ratio is 90%.

### 5.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed
- 4. Solder paste with fine particles: powder particle size is 20-45  $\mu$ m.



### 5.3 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of  $\pm$  0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

### 5.4 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

### 5.5 **Reflow profile**





Note:

Minimize air convection currents in the reflow oven to avoid component movement.

# 6 Ordering information

### Table 4.Ordering information

Order code	Marking	Package	Weight	Base qty	Delivery mode
USBULC6-2M6	T <sup>(1)</sup>	μQFN	2.2 mg	3000	Tape and reel

1. The marking can be rotated by  $90^{\circ}$  to diferentiate assembly location

# 7 Revision history

#### Table 5.Document revision history

Date	Revision	Description of changes	
29-Nov-2007	1	First issue	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

