

具有 1.8V 逻辑电平的 TMUX6219-Q136V、低 R_{on} 、2:1 (SPDT) 开关

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 器件温度等级 1：-40°C 至 125°C 环境温度
- 双电源电压范围：±4.5V 至 ±18V
- 单电源电压范围：4.5V 至 36V
- 低导通电阻：2.1Ω
- 低电荷注入：-10pC
- 高电流支持：330mA (最大值)
- 兼容 1.8V 逻辑电平
- 失效防护逻辑
- 轨至轨运行
- 双向信号路径
- 先断后合开关

2 应用

- 电动汽车充电站电源模块
- 高级驾驶辅助系统 (ADAS)
- 汽车网关

3 说明

TMUX6219-Q1 是一款互补金属氧化物半导体 (CMOS) 开关，采用单通道 2:1 (SPDT) 配置。此器件在单电源 (4.5V 至 36V)、双电源 (±4.5V 至 ±18V) 或非对称电源 (例如 $V_{DD} = 8V$, $V_{SS} = -12V$) 供电时均能正常运行。TMUX6219-Q1 可在源极 (Sx) 和漏极 (D) 引脚上支持从 V_{SS} 到 V_{DD} 范围的双向模拟和数字信号。


可以通过控制 EN 引脚来启用或禁用 TMUX6219-Q1。当禁用时，两个信号路径开关都关闭。当启用时，SEL 引脚可用于打开信号路径 1 (S1 至 D) 或信号路径 2 (S2 至 D)。所有逻辑控制输入均支持 1.8V 到 V_{DD} 的逻辑电平，因此，当器件在有效电源电压范围内运行时，可确保 TTL 和 CMOS 逻辑兼容性。失效防护逻辑电路允许先在控制引脚上施加电压，然后在电源引脚上施加电压，从而保护器件免受潜在的损害。

TMUX6219-Q1 是精密开关和多路复用器系列器件。这些器件具有非常低的导通和关断泄漏电流以及较低的电荷注入，因此可用于高精度测量应用。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TMUX6219-Q1	VSSOP (8) (DGK)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



TMUX6219-Q1 方框图



Table of Contents


1 特性	1	7.11 Crosstalk.....	17
2 应用	1	7.12 Bandwidth.....	17
3 说明	1	7.13 THD + Noise.....	17
4 Revision History	2	7.14 Power Supply Rejection Ratio (PSRR).....	18
5 Pin Configuration and Functions	3	8 Detailed Description	19
6 Specifications	4	8.1 Overview.....	19
6.1 Absolute Maximum Ratings	4	8.2 Functional Block Diagram.....	19
6.2 ESD Ratings	4	8.3 Feature Description.....	19
6.3 Thermal Information	4	8.4 Device Functional Modes.....	21
6.4 Recommended Operating Conditions	5	8.5 Truth Tables.....	21
6.5 Source or Drain Continuous Current	5	9 Application and Implementation	22
6.6 ± 15 V Dual Supply: Electrical Characteristics	6	9.1 Application Information.....	22
6.7 ± 15 V Dual Supply: Switching Characteristics	7	9.2 Typical Application.....	22
6.8 12 V Single Supply: Electrical Characteristics	8	10 Power Supply Recommendations	23
6.9 12 V Single Supply: Switching Characteristics	9	11 Layout	24
6.10 ± 5 V Dual Supply: Electrical Characteristics	10	11.1 Layout Guidelines.....	24
6.11 ± 5 V Dual Supply: Switching Characteristics	11	11.2 Layout Example.....	24
7 Parameter Measurement Information	12	12 Device and Documentation Support	25
7.1 On-Resistance.....	12	12.1 Related Documentation.....	25
7.2 Off-Leakage Current.....	12	12.2 Receiving Notification of Documentation Updates.....	25
7.3 On-Leakage Current.....	13	12.3 支持资源.....	25
7.4 Transition Time.....	13	12.4 Trademarks.....	25
7.5 $t_{ON(EN)}$ and $t_{OFF(EN)}$	14	12.5 静电放电警告.....	25
7.6 Break-Before-Make.....	14	12.6 术语表.....	25
7.7 $t_{ON(VDD)}$ Time.....	15	13 Mechanical, Packaging, and Orderable Information	25
7.8 Propagation Delay.....	15	13.1 Packaging Option Addendum.....	26
7.9 Charge Injection.....	16		
7.10 Off Isolation.....	16		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
January 2021	*	Initial Release

5 Pin Configuration and Functions



**图 5-1. DGK Package
8-Pin VSSOP
Top View**

Pin Functions

NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾
D	1	I/O	Drain pin. Can be an input or output.
S1	2	I/O	Source pin 1. Can be an input or output.
GND	3	P	Ground (0 V) reference
V _{DD}	4	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.
EN	5	I	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turned off. When this pin is high, the SEL logic input determine which switch is turned on.
SEL	6	I	Logic control input, has internal pull-down resistor. Controls the switch connection as shown in 表 8-1.
V _{SS}	7	P	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.
S2	8	I/O	Source pin 2. Can be an input or output.

(1) I = input, O = output, I/O = input and output, P = power.

(2) Refer to 节 8.4 for what to do with unused pins.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
$V_{DD}-V_{SS}$	Power supply voltage differential		38	V
V_{DD}	Supply voltage	-0.5	38	V
V_{SS}	Supply voltage	-38	0.5	V
V_{SEL} or V_{EN}	Logic control input pin voltage (SEL, EN) ⁽³⁾	-0.5	38	V
I_{SEL} or I_{EN}	Logic control input pin current (SEL, EN) ⁽³⁾	-30	30	mA
V_S or V_D	Source or drain voltage (Sx, D) ⁽³⁾	$V_{SS}-0.5$	$V_{DD}+0.5$	V
I_{IK}	Diode clamp current ⁽³⁾	-30	30	mA
I_S or I_D (CONT)	Source or drain continuous current (Sx, D)		$I_{DC} + 10\%$ ⁽⁴⁾	mA
T_A	Ambient temperature	-55	150	°C
T_{stg}	Storage temperature	-65	150	°C
T_J	Junction temperature		150	°C
P_{tot}	Total power dissipation ⁽⁵⁾		460	mW

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.
- (5) For DGK package: P_{tot} derates linearly above $T_A = 70^\circ\text{C}$ by $6.7\text{mW}/^\circ\text{C}$.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

THERMAL METRIC ⁽¹⁾		TMUX6219-Q1	UNIT
		DGK (VSSOP)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	152.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	71.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD} - V_{SS}$ ⁽¹⁾	Power supply voltage differential	4.5		36	V
V_{DD}	Positive power supply voltage	4.5		36	V
V_S or V_D	Signal path input/output voltage (source or drain pin) (Sx, D)	V_{SS}		V_{DD}	V
V_{SEL} or V_{EN}	Address or enable pin voltage	0		36	V
I_S or I_D (CONT)	Source or drain continuous current (Sx, D)			I_{DC} ⁽²⁾	mA
T_A	Ambient temperature	-40		125	°C

(1) V_{DD} and V_{SS} can be any value as long as $4.5\text{ V} \leq (V_{DD} - V_{SS}) \leq 36\text{ V}$, and the minimum V_{DD} is met.

(2) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.

6.5 Source or Drain Continuous Current

at supply voltage of $V_{DD} \pm 10\%$, $V_{SS} \pm 10\%$ (unless otherwise noted)

CONTINUOUS CURRENT PER CHANNEL (I_{DC})		$T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$	UNIT
PACKAGE	TEST CONDITIONS				
DGK (VSSOP)	$\pm 15\text{ V}$ Dual Supply	330	210	120	mA
	+36 V Single Supply ⁽¹⁾	300	190	110	mA
	+12 V Single Supply	240	160	100	mA
	$\pm 5\text{ V}$ Dual Supply	240	160	100	mA
	+5 V Single Supply	180	120	80	mA

(1) Specified for nominal supply voltage only.

6.6 ±15 V Dual Supply: Electrical Characteristics

$V_{DD} = +15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $V_{DD} = +15\text{ V}$, $V_{SS} = -15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R _{ON}	On-resistance	V _S = −10 V to +10 V I _D = −10 mA Refer to On-Resistance	25°C	2.1	3	Ω	
			−40°C to +85°C		3.9	Ω	
			−40°C to +125°C		4.6	Ω	
ΔR _{ON}	On-resistance mismatch between channels	V _S = −10 V to +10 V I _D = −10 mA Refer to On-Resistance	25°C	0.05	0.25	Ω	
			−40°C to +85°C		0.35	Ω	
			−40°C to +125°C		0.5	Ω	
R _{ON FLAT}	On-resistance flatness	V _S = −10 V to +10 V I _S = −10 mA Refer to On-Resistance	25°C	0.5	0.65	Ω	
			−40°C to +85°C		0.8	Ω	
			−40°C to +125°C		0.95	Ω	
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = −10 mA Refer to On-Resistance	−40°C to +125°C	0.01		Ω/°C	
I _{S(OFF)}	Source off leakage current ⁽¹⁾	V _{DD} = 16.5 V, V _{SS} = −16.5 V Switch state is off V _S = +10 V / −10 V V _D = −10 V / + 10 V Refer to Off-Leakage Current	25°C	0.1		nA	
			−40°C to +85°C		0.5	nA	
			−40°C to +125°C	−50	50	nA	
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	V _{DD} = 16.5 V, V _{SS} = −16.5 V Switch state is off V _S = +10 V / −10 V V _D = −10 V / + 10 V Refer to Off-Leakage Current	25°C	0.1		nA	
			−40°C to +85°C		1	nA	
			−40°C to +125°C	−70	70	nA	
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	V _{DD} = 16.5 V, V _{SS} = −16.5 V Switch state is on V _S = V _D = ±10 V Refer to On-Leakage Current	25°C	0.1		nA	
			−40°C to +85°C		1	nA	
			−40°C to +125°C	−70	70	nA	
LOGIC INPUTS (SEL / EN pins)							
V _{IH}	Logic voltage high		−40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		−40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		−40°C to +125°C	0.005		1.2	μA
I _{IL}	Input leakage current		−40°C to +125°C	−1	−0.005		μA
C _{IN}	Logic input capacitance		−40°C to +125°C		3		pF
POWER SUPPLY							
I _{DD}	V _{DD} supply current	V _{DD} = 16.5 V, V _{SS} = −16.5 V Logic inputs = 0 V, 5 V, or V _{DD}	25°C	35	50	μA	
			−40°C to +85°C		65	μA	
			−40°C to +125°C		80	μA	
I _{SS}	V _{SS} supply current	V _{DD} = 16.5 V, V _{SS} = −16.5 V Logic inputs = 0 V, 5 V, or V _{DD}	25°C	3	10	μA	
			−40°C to +85°C		15	μA	
			−40°C to +125°C		30	μA	

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.7 ±15 V Dual Supply: Switching Characteristics

$V_{DD} = +15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $V_{DD} = +15\text{ V}$, $V_{SS} = -15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{TRAN}	Transition time from control input	$V_S = 10\text{ V}$ $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Transition Time	25°C		120	175	ns
			-40°C to $+85^\circ\text{C}$			190	ns
			-40°C to $+125^\circ\text{C}$			210	ns
$t_{\text{ON (EN)}}$	Turn-on time from enable	$V_S = 10\text{ V}$ $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Turn-on and Turn-off Time	25°C		100	170	ns
			-40°C to $+85^\circ\text{C}$			185	ns
			-40°C to $+125^\circ\text{C}$			200	ns
$t_{\text{OFF (EN)}}$	Turn-off time from enable	$V_S = 10\text{ V}$ $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Turn-on and Turn-off Time	25°C		100	180	ns
			-40°C to $+85^\circ\text{C}$			195	ns
			-40°C to $+125^\circ\text{C}$			210	ns
t_{BBM}	Break-before-make time delay	$V_S = 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Break-Before-Make	25°C		50		ns
			-40°C to $+85^\circ\text{C}$	1			ns
			-40°C to $+125^\circ\text{C}$	1			ns
t_{PD}	Propagation delay	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ Refer to Propagation Delay	25°C		700		ps
Q_{INJ}	Charge injection	$V_D = 0\text{ V}$, $C_L = 1\text{ nF}$ Refer to Charge Injection	25°C		-10		pC
O_{ISO}	Off-isolation	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 100\text{ kHz}$ Refer to Off Isolation	25°C		-75		dB
O_{ISO}	Off-isolation	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 1\text{ MHz}$ Refer to Off Isolation	25°C		-55		dB
X_{TALK}	Crosstalk	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 100\text{ kHz}$ Refer to Crosstalk	25°C		-117		dB
X_{TALK}	Crosstalk	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 1\text{ MHz}$ Refer to Crosstalk	25°C		-106		dB
BW	-3dB Bandwidth	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$ Refer to Bandwidth	25°C		40		MHz
I_L	Insertion loss	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 1\text{ MHz}$	25°C		-0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62\text{ V}$ on V_{DD} and V_{SS} $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$ Refer to ACPSRR	25°C		-64		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15\text{ V}$, $V_{\text{BIAS}} = 0\text{ V}$ $R_L = 10\text{ k}\Omega$, $C_L = 5\text{ pF}$, $f = 20\text{ Hz}$ to 20 kHz Refer to THD + Noise	25°C		0.0005		%
$C_{\text{S(OFF)}}$	Source off capacitance	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$	25°C		33		pF
$C_{\text{D(OFF)}}$	Drain off capacitance	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$	25°C		48		pF
$C_{\text{S(ON)}}$, $C_{\text{D(ON)}}$	On capacitance	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$	25°C		148		pF

6.8 12 V Single Supply: Electrical Characteristics

$V_{DD} = +12\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $V_{DD} = +12\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R _{ON}	On-resistance	V _S = 0 V to 10 V I _D = −10 mA Refer to On-Resistance	25°C		4.6	6.2	Ω
			−40°C to +85°C			7.6	Ω
			−40°C to +125°C			8.6	Ω
ΔR _{ON}	On-resistance mismatch between channels	V _S = 0 V to 10 V I _D = −10 mA Refer to On-Resistance	25°C		0.08	0.32	Ω
			−40°C to +85°C			0.4	Ω
			−40°C to +125°C			0.45	Ω
R _{ON FLAT}	On-resistance flatness	V _S = 0 V to 10 V I _S = −10 mA Refer to On-Resistance	25°C		1.2	2.2	Ω
			−40°C to +85°C			2.6	Ω
			−40°C to +125°C			2.8	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 6 V, I _S = −10 mA Refer to On-Resistance	−40°C to +125°C		0.017		Ω/°C
I _{S(OFF)}	Source off leakage current ⁽¹⁾	V _{DD} = 13.2 V, V _{SS} = 0 V Switch state is off V _S = 10 V / 1 V V _D = 1 V / 10 V Refer to Off-Leakage Current	25°C		0.1		nA
			−40°C to +85°C		0.5		nA
			−40°C to +125°C	−50		50	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	V _{DD} = 13.2 V, V _{SS} = 0 V Switch state is off V _S = 10 V / 1 V V _D = 1 V / 10 V Refer to Off-Leakage Current	25°C		0.1		nA
			−40°C to +85°C		1		nA
			−40°C to +125°C	−70		70	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	V _{DD} = 13.2 V, V _{SS} = 0 V Switch state is on V _S = V _D = 10 V or 1 V Refer to On-Leakage Current	25°C		0.1		nA
			−40°C to +85°C		1		nA
			−40°C to +125°C	−70		70	nA
LOGIC INPUTS (SEL / EN pins)							
V _{IH}	Logic voltage high		−40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		−40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		−40°C to +125°C		0.005	1.2	μA
I _{IL}	Input leakage current		−40°C to +125°C	−1	−0.005		μA
C _{IN}	Logic input capacitance		−40°C to +125°C		3		pF
POWER SUPPLY							
I _{DD}	V _{DD} supply current	V _{DD} = 13.2 V, V _{SS} = 0 V Logic inputs = 0 V, 5 V, or V _{DD}	25°C		33	50	μA
			−40°C to +85°C			55	μA
			−40°C to +125°C			65	μA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.9 12 V Single Supply: Switching Characteristics

$V_{DD} = +12\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $V_{DD} = +12\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{TRAN}	Transition time from control input	$V_S = 8\text{ V}$ $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Transition Time	25°C		180	185	ns
			-40°C to $+85^\circ\text{C}$			215	ns
			-40°C to $+125^\circ\text{C}$			235	ns
$t_{\text{ON (EN)}}$	Turn-on time from enable	$V_S = 8\text{ V}$ $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Turn-on and Turn-off Time	25°C		120	180	ns
			-40°C to $+85^\circ\text{C}$			210	ns
			-40°C to $+125^\circ\text{C}$			230	ns
$t_{\text{OFF (EN)}}$	Turn-off time from enable	$V_S = 8\text{ V}$ $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Turn-on and Turn-off Time	25°C		130	210	ns
			-40°C to $+85^\circ\text{C}$			235	ns
			-40°C to $+125^\circ\text{C}$			250	ns
t_{BBM}	Break-before-make time delay	$V_S = 8\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Break-Before-Make	25°C		40		ns
			-40°C to $+85^\circ\text{C}$	1			ns
			-40°C to $+125^\circ\text{C}$	1			ns
t_{PD}	Propagation delay	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ Refer to Propagation Delay	25°C		740		ps
Q_{INJ}	Charge injection	$V_D = 6\text{ V}$, $C_L = 1\text{ nF}$ Refer to Charge Injection	25°C		-6		pC
O_{ISO}	Off-isolation	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 6\text{ V}$, $f = 100\text{ kHz}$ Refer to Charge Injection	25°C		-75		dB
O_{ISO}	Off-isolation	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 6\text{ V}$, $f = 1\text{ MHz}$ Refer to Off Isolation	25°C		-55		dB
X_{TALK}	Crosstalk	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 6\text{ V}$, $f = 100\text{ kHz}$ Refer to Crosstalk	25°C		-117		dB
X_{TALK}	Crosstalk	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 6\text{ V}$, $f = 1\text{ MHz}$ Refer to Crosstalk	25°C		-106		dB
BW	-3dB Bandwidth	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 6\text{ V}$ Refer to Bandwidth	25°C		42		MHz
I_L	Insertion loss	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 6\text{ V}$, $f = 1\text{ MHz}$	25°C		-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62\text{ V}$ on V_{DD} and V_{SS} $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$ Refer to ACPSRR	25°C		-65		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6\text{ V}$, $V_{BIAS} = 6\text{ V}$ $R_L = 10\text{ k}\Omega$, $C_L = 5\text{ pF}$, $f = 20\text{ Hz}$ to 20 kHz Refer to THD + Noise	25°C		0.0009		%
$C_{S(\text{OFF})}$	Source off capacitance	$V_S = 6\text{ V}$, $f = 1\text{ MHz}$	25°C		38		pF
$C_{D(\text{OFF})}$	Drain off capacitance	$V_S = 6\text{ V}$, $f = 1\text{ MHz}$	25°C		56		pF
$C_{S(\text{ON})}$, $C_{D(\text{ON})}$	On capacitance	$V_S = 6\text{ V}$, $f = 1\text{ MHz}$	25°C		150		pF

6.10 ± 5 V Dual Supply: Electrical Characteristics

$V_{DD} = +5\text{ V} \pm 10\%$, $V_{SS} = -5\text{ V} \pm 10\%$, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +5\text{ V}$, $V_{SS} = -5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R _{ON}	On-resistance	V _{DD} = +4.5 V, V _{SS} = −4.5 V V _S = −4.5 V to +4.5 V I _D = −10 mA Refer to On-Resistance	25°C		4	7.3	Ω
			−40°C to +85°C			8.9	Ω
			−40°C to +125°C			9.9	Ω
ΔR _{ON}	On-resistance mismatch between channels	V _S = −4.5 V to +4.5 V I _D = −10 mA Refer to On-Resistance	25°C		0.1	0.3	Ω
			−40°C to +85°C			0.35	Ω
			−40°C to +125°C			0.4	Ω
R _{ON FLAT}	On-resistance flatness	V _S = −4.5 V to +4.5 V I _D = −10 mA Refer to On-Resistance	25°C		1.8	2.3	Ω
			−40°C to +85°C			2.8	Ω
			−40°C to +125°C			3.5	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = −10 mA Refer to On-Resistance	−40°C to +125°C		0.02		Ω/°C
I _{S(OFF)}	Source off leakage current ⁽¹⁾	V _{DD} = +5.5 V, V _{SS} = −5.5 V Switch state is off V _S = +4.5 V / −4.5 V V _D = −4.5 V / + 4.5 V Refer to Off-Leakage Current	25°C		0.1		nA
			−40°C to +85°C		0.5		nA
			−40°C to +125°C	−50		50	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	V _{DD} = +5.5 V, V _{SS} = −5.5 V Switch state is off V _S = +4.5 V / −4.5 V V _D = −4.5 V / + 4.5 V Refer to Off-Leakage Current	25°C		0.1		nA
			−40°C to +85°C		1		nA
			−40°C to +125°C	−70		70	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	V _{DD} = +5.5 V, V _{SS} = −5.5 V Switch state is on V _S = V _D = ±4.5 V Refer to On-Leakage Current	25°C		0.1		nA
			−40°C to +85°C		1		nA
			−40°C to +125°C	−70		70	nA
LOGIC INPUTS (SEL / EN pins)							
V _{IH}	Logic voltage high		−40°C to +125°C	1.3		36	V
V _{IL}	Logic voltage low		−40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		−40°C to +125°C		0.4	1.2	μA
I _{IL}	Input leakage current		−40°C to +125°C	−1	−0.005		μA
C _{IN}	Logic input capacitance		−40°C to +125°C		3		pF
POWER SUPPLY							
I _{DD}	V _{DD} supply current	V _{DD} = +5.5 V, V _{SS} = −5.5 V Logic inputs = 0 V, 5 V, or V _{DD}	25°C		20	35	μA
			−40°C to +85°C			40	μA
			−40°C to +125°C			55	μA
I _{SS}	V _{SS} supply current	V _{DD} = +5.5 V, V _{SS} = −5.5 V Logic inputs = 0 V, 5 V, or V _{DD}	25°C		3	5	μA
			−40°C to +85°C			10	μA
			−40°C to +125°C			20	μA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.11 ± 5 V Dual Supply: Switching Characteristics

$V_{DD} = +5\text{ V} \pm 10\%$, $V_{SS} = -5\text{ V} \pm 10\%$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $V_{DD} = +5\text{ V}$, $V_{SS} = -5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{TRAN}	Transition time from control input	$V_S = 3\text{ V}$ $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Transition Time	25°C		300	400	ns
			-40°C to $+85^\circ\text{C}$			490	ns
			-40°C to $+125^\circ\text{C}$			550	ns
$t_{\text{ON (EN)}}$	Turn-on time from enable	$V_S = 3\text{ V}$ $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Turn-on and Turn-off Time	25°C		220	300	ns
			-40°C to $+85^\circ\text{C}$			350	ns
			-40°C to $+125^\circ\text{C}$			380	ns
$t_{\text{OFF (EN)}}$	Turn-off time from enable	$V_S = 3\text{ V}$ $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Turn-on and Turn-off Time	25°C		210	280	ns
			-40°C to $+85^\circ\text{C}$			330	ns
			-40°C to $+125^\circ\text{C}$			350	ns
t_{BBM}	Break-before-make time delay	$V_S = 3\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$ Refer to Break-Before-Make	25°C		50		ns
			-40°C to $+85^\circ\text{C}$	1			ns
			-40°C to $+125^\circ\text{C}$	1			ns
t_{PD}	Propagation delay	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ Refer to Propagation Delay	25°C		650		ps
Q_{INJ}	Charge injection	$V_D = 0\text{ V}$, $C_L = 1\text{ nF}$ Refer to Charge Injection	25°C		-5		pC
O_{ISO}	Off-isolation	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 100\text{ kHz}$ Refer to Off Isolation	25°C		-75		dB
O_{ISO}	Off-isolation	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 1\text{ MHz}$ Refer to Off Isolation	25°C		-55		dB
X_{TALK}	Crosstalk	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 100\text{ kHz}$ Refer to Crosstalk	25°C		-117		dB
X_{TALK}	Crosstalk	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 1\text{ MHz}$ Refer to Crosstalk	25°C		-106		dB
BW	-3dB Bandwidth	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, Refer to Bandwidth	25°C		43		MHz
I_L	Insertion loss	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$ $V_S = 0\text{ V}$, $f = 1\text{ MHz}$	25°C		-0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62\text{ V}$ on V_{DD} and V_{SS} $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$ Refer to ACPSRR	25°C		-68		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 5\text{ V}$, $V_{\text{BIAS}} = 0\text{ V}$ $R_L = 10\text{ k}\Omega$, $C_L = 5\text{ pF}$, $f = 20\text{ Hz}$ to 20 kHz Refer to THD + Noise	25°C		0.001		%
$C_{\text{S(OFF)}}$	Source off capacitance	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$	25°C		40		pF
$C_{\text{D(OFF)}}$	Drain off capacitance	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$	25°C		60		pF
$C_{\text{S(ON)}}$, $C_{\text{D(ON)}}$	On capacitance	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$	25°C		150		pF

7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. 图 7-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using the following setup, where R_{ON} is computed as $R_{ON} = V / I_{SD}$:




图 7-1. On-Resistance

7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

1. Source off-leakage current.
2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

图 7-2 shows the setup used to measure both off-leakage currents.




图 7-2. Off-Leakage Measurement Setup

7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. 图 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




图 7-3. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 图 7-4 shows the setup used to measure transition time, denoted by the symbol $t_{\text{TRANSITION}}$.




图 7-4. Transition-Time Measurement Setup

7.5 $t_{ON(EN)}$ and $t_{OFF(EN)}$

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 图 7-5 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 图 7-5 shows the setup used to measure turn-off time, denoted by the symbol $t_{OFF(EN)}$.




图 7-5. Turn-On and Turn-Off Time Measurement Setup

7.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. 图 7-6 shows the setup used to measure break-before-make delay, denoted by the symbol $t_{OPEN(BBM)}$.




图 7-6. Break-Before-Make Delay Measurement Setup

7.7 $t_{ON(VDD)}$ Time

The $t_{ON(VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. 图 7-7 shows the setup used to measure turn on time, denoted by the symbol $t_{ON(VDD)}$.




图 7-7. $t_{ON(VDD)}$ Time Measurement Setup

7.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. 图 7-8 shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




图 7-8. Propagation Delay Measurement Setup

ADVANCE INFORMATION

The figure consists of two parts. The left part is a timing diagram showing the relationship between the input voltage V_{IN} and the output voltage V_{OUT} . The input V_{IN} is a trapezoidal pulse with a peak value of 3 V and a duration $t_i < 20$ ns. The output V_{OUT} is a trapezoidal pulse that follows the input during the sampling phase. The output voltage change is labeled ΔV_{OUT} , and the charge injected into the load capacitor is given by $Q_{INJ} = C_L \times \Delta V_{OUT}$. The right part is a circuit schematic of the 1T1C1S1S2 sampling circuit. It features a PMOS transistor (S1) and an NMOS transistor (S2) connected in series between V_{DD} and V_{SS} . The input V_{IN} is connected to the gate of S1. The output of S1 is connected to the input of a buffer (EN). The output of the buffer is connected to the gate of S2. The output of S2 is connected to the output node, which is also connected to a load capacitor C_L . The output node is also connected to V_{SS} through a switch (N.C.). The input V_{IN} is also connected to V_{DD} through a 0.1 μ F capacitor.

$$Off\ Isolation = 20 \times \text{Log} \frac{V_{OUT}}{V_S}$$
$$\text{Off Isolation} = 20 \cdot \text{Log} \left(\frac{V_{\text{OUT}}}{V_S} \right)$$

Product Folder Links: [TMUX6219-Q1](#)

7.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. 图 7-11 shows the setup used to measure, and the equation used to calculate crosstalk.




图 7-11. Crosstalk Measurement Setup

7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 图 7-12 shows the setup used to measure bandwidth.




图 7-12. Bandwidth Measurement Setup

7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output.

The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




图 7-13. THD + N Measurement Setup

7.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mV_{PP}. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

This helps stabilize the supply and immediately filter as much of the supply noise as possible.




图 7-14. ACPSRR Measurement Setup

8 Detailed Description

8.1 Overview

The TMUX6219-Q1 is a 2:1, 1-channel switch. Each input is turned on or turned off based on the state of the select line and enable pin.

8.2 Functional Block Diagram




图 8-1. TMUX6219-Q1 Functional Block Diagram

8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX6219-Q1 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail to Rail Operation

The valid signal path input or output voltage for TMUX6219-Q1 ranges from V_{SS} to V_{DD} .

8.3.3 1.8 V Logic Compatible Inputs

The TMUX6219-Q1 has 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the TMUX6219-Q1 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to [Simplifying Design with 1.8 V logic Muxes and Switches](#).

8.3.4 Fail-Safe Logic

The TMUX6219-Q1 supports Fail-Safe Logic on the control input pins (EN, SEL) allowing for operation up to 36 V above ground, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX6219-Q1 to be ramped to +36 V while V_{DD} and $V_{SS} = 0$ V. The logic control inputs are protected against positive faults of up to +36 V in powered-off condition, but do not offer protection against negative overvoltage conditions.

8.3.5 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX62xx family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX62xx family of switches and multiplexers to be used in harsh environments.

8.3.6 Ultra-Low Charge Injection

The TMUX6219-Q1 has a transmission gate topology, as shown in [Figure 8-2](#). Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 8-2. Transmission Gate Topology

The TMUX6219-Q1 contains specialized architecture to reduce charge injection on the source (Sx). To further reduce charge injection in a sensitive application, a compensation capacitor (C_p) can be added on the drain (D). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the drain (D) instead of the source (Sx). As a general rule of thumb, C_p should be 20× larger than the equivalent load capacitance on the source (Sx). [Figure 8-3](#) shows charge injection variation with source voltage with different compensation capacitors on the Drain side.




图 8-3. Charge Injection Compensation

8.4 Device Functional Modes

When the EN pin of the TMUX6219-Q1 is pulled high, one of the switches is closed based on the state of the SEL pin. When the EN pin is pulled low, both of the switches are in an open state regardless of the state of the SEL pin. The control pins can be as high as 36 V.

The TMUX6219-Q1 can be operated without any external components except for the supply decoupling capacitors. The EN pin has an internal pull-up resistor of 4 M Ω and SEL pin has internal pull-down resistor of 4 M Ω . If unused, EN pin must be tied to V_{DD} and SEL pin must be tied to GND in order to ensure the device does not consume additional current as highlighted in [Implications of Slow or Floating CMOS Inputs](#). Unused signal path inputs (S1, S2, or D) should be connected to GND.

8.5 Truth Tables

表 8-1 show the truth tables for the TMUX6219-Q1.

表 8-1. TMUX6219-Q1 Truth Table

EN	SEL	Selected Source Connected To Drain (D) Pin
0	X ⁽¹⁾	All sources are off (HI-Z)
1	0	S1
1	1	S2

(1) X denotes *don't care*.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

TMUX6219-Q1 is part of the precision switches and multiplexers family of devices. TMUX6219-Q1 offers low RON, low on and off leakage currents and ultra-low charge injection performance. These properties make TMUX6219-Q1 ideal for implementing high precision industrial systems requiring selection of one of two inputs or outputs.

9.2 Typical Application

9.2.1 PWM Signal Generation (EV Charging Station)

One application of the TMUX6219-Q1 is in Electric Vehicle Service Equipment (EVSE). The EVSE is a system that monitors and controls the high voltage power path from the grid to the vehicle. One key feature of an EVSE is the pilot signal wire communication support that requires a 1-kHz, ± 12 -V PWM signal to be transmitted down the length of the charger cable to the vehicle.

The TMUX6219-Q1 can be used to generate 1kHz ± 12 V PWM signal for EVSE control pilot. A 1 kHz square wave at ± 12 V generated by the EVSE on the control pilot line is used to detect the presence of the vehicle, communicate the maximum allowable charging current, and control charging.

图 9-1 shows the TMUX6219-Q1 configured for PWM signal generation for EVSE control pilot.




图 9-1. PWM Signal Generation (EV Charging Station)

9.2.2 Design Requirements

For the design example, use the parameters listed in 表 9-1 .

表 9-1. Design Parameters

PARAMETERS	VALUES
Supply (V_{DD})	12 V
Supply (V_{SS})	-12 V
MUX I/O signal range	-12 V to 12 V (Rail-to-Rail)
Control logic thresholds	1.8 V compatible (up to V_{DD})
EN	EN pulled high to enable the switch

9.2.3 Detailed Design Procedure

The application shown in 图 9-1 demonstrates how to generate a $\pm 12\text{V}$ PWM signal that is created by toggling the TMUX6219-Q1. This PWM signal generated by the EVSE on the control pilot line signals to the car the available current of the charger, and the car will respond with a charging status. This handshake results in a safe method for supplying power to vehicle. The TMUX6219-Q1 can support 1.8 V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX6219-Q1 can be operated without any external components except for the supply decoupling capacitors. The select pin has an internal pull-down resistor to prevent floating input logic. All inputs to the switch must fall within the recommend operating conditions of the TMUX6219-Q1 including signal range and continuous current. For this design with a positive supply of 12 V on V_{DD} , and negative supply of -12 V on V_{SS} , the signal range can be 12 V to -12 V. The max continuous current (I_{DC}) can be up to 330 mA as shown in the *Recommended Operating Conditions* table for wide-range current measurement.


10 Power Supply Recommendations

The TMUX6219-Q1 operates across a wide supply range of $\pm 4.5\text{ V}$ to $\pm 18\text{ V}$ (4.5 V to 36 V in single-supply mode). It also performs well with asymmetrical supplies such as $V_{DD} = 8\text{ V}$ and $V_{SS} = -12\text{ V}$.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μF to 10 μF at both the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to power and ground planes. Always ensure the ground (GND) connection is established before supplies are ramped.

11 Layout

11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners.  shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.





图 11-1. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

 illustrates an example of a PCB layout with the TMUX6219-Q1. Some key considerations are:

- Decouple the supply pins with a 0.1- μ F and 1 μ F capacitor, placed lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

11.2 Layout Example




图 11-2. TMUX6219-Q1 Layout Example

12 Device and Documentation Support

12.1 Related Documentation

Texas Instruments, [Improve Stability Issues with Low CON Multiplexers](#).

Texas Instruments, [Improving Signal Measurement Accuracy in Automated Test Equipment](#).

Texas Instruments, [Multiplexers and Signal Switches Glossary](#).

Texas Instruments, [QFN/SON PCB Attachment](#).

Texas Instruments, [Quad Flatpack No-Lead Logic Packages](#).

Texas Instruments, [Simplifying Design with 1.8 V logic Muxes and Switches](#).

Texas Instruments, [System-Level Protection for High-Voltage Analog Multiplexers](#).

Texas Instruments, [True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit](#).

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

13.1 Packaging Option Addendum

Packaging Information

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽⁴⁾	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(5) (6)}
TMUX6219DGKRQ1	PREVIEW	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X219Q

- (1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
- (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
- In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX6219DGKRQ1	PREVIEW	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X219 Q	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMUX6219-Q1 :

- Catalog : [TMUX6219](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司